WM8580 datasheet(45/97 Pages) WOLFSON

45 / 97 page

Production Data

WM8580

PD Rev 4.3 August 2007

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

CLKSEL

08h

5:4

TX_CLKSEL

S/PDIF Transmitter clock source

00 = ADCMCLK pin

01 = PLLACLK

10 = PLLBCLK

11 = MCLK pin

Table 35 S/PDIF Transmitter Clock Control

PRIMARY AUDIO INTERFACE RECEIVER (PAIF RX)

The PAIF Receiver requires a left-right-clock (LRCLK) and a bit-clock (BCLK). These can be supplied

externally (slave mode) or they can be generated internally by the WM8580 (master mode). The

master mode LRCLK/BCLK are created by the Master Mode Clock Gen module. The control of this

module is described on page 22. The clock supplied to this module is selected by the

PAIFRXMS_CLKSEL register bits and can be MCLK, PLLACLK, or PLLBCLK.

Figure 29 PAIF Receiver Clock Selection

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

PAIF 1

09h

7:6

PAIFRXMS_

CLKSEL

PAIF Receiver Master Mode clock

source

00 = MCLK pin

01 = PLLACLK

10 = PLLBCLK

11 = MCLK pin

Table 36 PAIF Receiver Master Mode Clock Control

WM8580 Datasheet(PDF) 45 Page - Wolfson Microelectronics plc

WM8580 Datasheet(HTML) 45 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL