WM8580 datasheet(78/97 Pages) WOLFSON

78 / 97 page

WM8580

Production Data

PD Rev 4.3 August 2007

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

5:4

TX_CLKSEL

S/PDIF Transmitter clock source

00 = ADCMLCK pin

01 = PLLACLK

10 = PLLBCLK

11 = MCLK pin

CLKSEL_MAN

Clock selection auto-configuration override

0 = auto-configuration enabled, clock configuration follows

restrictions described in page 42 to page 47.

1 = auto-configuration disabled, clock configuration follows

relevant CLKSEL bits in R8 to R11.

2:0

PAIFRX_RATE

[2:0]

010

Master Mode LRCLK Rate

000 = 128fs

001 = 192fs

010 = 256fs

011 = 384fs

100 = 512fs

101 = 768fs

110 = 1152fs

4:3 PAIFRX_BCLKSEL

[1:0]

Master Mode BCLK Rate

00 = 64 BCLKs per LRCLK

01 = 32 BCLKs per LRCLK

10 = 16 BCLKs per LRCLK

11 = BCLK = System Clock

PAIFRXMS

PAIF Receiver Master/Slave Mode Select

0 = Slave Mode

1 = Master Mode

PAIF 1

09h

7:6

PAIFRXMS_

CLKSEL

PAIF Receiver Master Mode clock source

00 = MCLK pin

01 = PLLACLK

10 = PLLBCLK

11 = MCLK pin

2:0

PAIFTX_RATE

[2:0]

010

Master Mode LRCLK Rate

000 = 128fs

001 = 192fs

010 = 256fs

011 = 384fs

100 = 512fs

101 = 768fs

110 = 1152fs

4:3 PAIFTX_BCLKSEL

[1:0]

Master Mode BCLKRate

00 = 64 BCLKs per LRCLK

01 = 32 BCLKs per LRCLK

10 = 16 BCLKs per LRCLK

11 = BCLK = System Clock

R10

PAIF 2

0Ah

PAIFTXMS

PAIF Transmitter Master/Slave Mode Select:

0 = Slave Mode

1 = Master Mode

WM8580 Datasheet(PDF) 78 Page - Wolfson Microelectronics plc

WM8580 Datasheet(HTML) 78 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

Datasheet Download

Link URL