Electronic Components Datasheet Search
  English  ▼

X  

EMP202 Datasheet(PDF) 21 Page - List of Unclassifed Manufacturers

Part # EMP202
Description  Single-Chip Dual-Channel AC??7 Audio Codec for PC Audio Systems
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

EMP202 Datasheet(HTML) 21 Page - List of Unclassifed Manufacturers

Back Button EMP202 Datasheet HTML 17Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 18Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 19Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 20Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 21Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 22Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 23Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 24Page - List of Unclassifed Manufacturers EMP202 Datasheet HTML 25Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
Single-Chip Dual-Channel AC’97 Audio Codec
EMP202
EMPIA Technology
7/15/2002
21
5.3.5.MX7E VENDOR ID2
Default: FFFFH
Bit
Type
Function
15:0
R
Vendor ID: FFFFH
6. Electrical Characteristics
6.1. DC Characteristics
Dvdd= 3.3V ±5%, Tambient=25 0 C, with 50pF external load.-
Parameter
Symbol
Min
Typical
Max
Units
Input voltage range
Vin
-0.30
-
DVdd+0.30
V
Low level input voltage
SYNC,SDATA_OUT,RESET#
XTAL_IN,BIT_CLK ID1#,ID0#
VIL
-
-
-
1.2 / 0.7
1.7 / 1.0
2.0 / 1.2
0.30*DVdd
-
-
V
High level input voltage
SYNC,SDATA_OUT,RESET#
XTAL_IN,BIT_CLK ID1#,ID0#
VIH
0.40*DVdd
-
-
2.1 / 1.7
3.2 / 2.2
2.5 / 1.7
-
-
-
V
High level output voltage
VOH
0.90DVdd
-
-
V
Low level output voltage
VOL
-
-
0.1DVdd
V
Pull up resistance
50K
100K
200K
 
Input leakage current
-
-10
-
10
uA
Output leakage current (Hi-Z)
-
-10
-
10
uA
Output buffer drive current
-
-
5
-
mA
6.2. AC Timing Characteristics
6.2.1.Cold Reset
Parameter
Symbol
Min
Typical
Max
Units
RESET# active low pulse width
Trst_low
1.0
-
-
us
RESET# inactive to BIT_CLK Startup
delay
Trst2clk
162.8
-
-
ns
Tres_low
Trst2clk
RESET#
BIT_CLK
SDATA_IN
Ttri2actv
Ttri2actv
Cold reset timing diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com