| Electronic Components Datasheet Search |
|
EPM240 Datasheet(PDF) 68 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
EPM240 Datasheet(HTML) 68 Page - Altera Corporation |
|
68 / 88 page ![]() 5–10 Chapter 5: DC and Switching Characteristics Timing Model and Specifications MAX II Device Handbook © August 2009 Altera Corporation Performance Table 5–14 shows the MAX II device performance for some common designs. All performance values were obtained with the Quartus II software compilation of megafunctions. Performance values for –3, –4, and –5 speed grades are based on an EPM1270 device target, while –6, –7, and –8 speed grades are based on an EPM570Z device target. EPM1270 — v EPM2210 — v Note to Table 5–13: (1) The MAX IIZ device timing models are only available in the Quartus II software version 8.0 and later. Table 5–13. MAX II Device Timing Model Status (Part 2 of 2) Device Preliminary Final Table 5–14. MAX II Device Performance Resource Used Design Size and Function Resources Used Performance Unit MAX II / MAX IIG MAX IIZ Mode LEs UFM Blocks –3 Speed Grade –4 Speed Grade –5 Speed Grade –6 Speed Grade –7 Speed Grade –8 Speed Grade LE 16-bit counter (1) — 16 0 304.0 247.5 201.1 184.1 123.5 118.3 MHz 64-bit counter (1) — 64 0 201.5 154.8 125.8 83.2 83.2 80.5 MHz 16-to-1 multiplexer — 11 0 6.0 8.0 9.3 17.4 17.3 20.4 ns 32-to-1 multiplexer — 24 0 7.1 9.0 11.4 12.5 22.8 25.3 ns 16-bit XOR function — 5 0 5.1 6.6 8.2 9.0 15.0 16.1 ns 16-bit decoder with single address line — 5 0 5.2 6.6 8.2 9.2 15.0 16.1 ns UFM 512 × 16 None 3 1 10.0 10.0 10.0 10.0 10.0 10.0 MHz 512 × 16 SPI (2) 37 1 8.0 8.0 8.0 9.7 9.7 9.7 MHz 512 × 8 Parallel (3) 73 1 (4) (4) (4) (4) (4) (4) MHz 512 × 16 I2C (3) 142 1 100 (5) 100 (5) 100 (5) 100 (5) 100 (5) 100 (5) kHz Notes to Table 5–14: (1) This design is a binary loadable up counter. (2) This design is configured for read-only operation in Extended mode. Read and write ability increases the number of LEs used. (3) This design is configured for read-only operation. Read and write ability increases the number of LEs used. (4) This design is asynchronous. (5) The I2C megafunction is verified in hardware up to 100-kHz serial clock line (SCL) rate. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |