| Electronic Components Datasheet Search |
|
ADPA1112 Datasheet(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADPA1112 Datasheet(HTML) 18 Page - Analog Devices |
|
18 / 21 page ![]() Data Sheet ADPA1112 THEORY OF OPERATION analog.com Rev. 0 | 18 of 21 The ADPA1112 is a GaN power amplifier with cascaded gain stages that are biased by a positive drain supply (VDD1 and VDD2) and an externally applied negative gate voltage (VGG1). A nominal 28V is applied to the first and second stage drains (VDD1 and VDD2) and a negative voltage is applied to VGG1 to set the total IDQ to 600mA nominal. When biased as described, the ADPA1112 operates in Class AB, resulting in the maximum PAE at saturation. The ADPA1112 fea- tures integrated RF chokes for each drain plus on-chip DC blocking of the RFIN and RFOUT ports. A portion of the RF output signal is directionally coupled to a diode for detection of the RF POUT. When the diode is DC biased, the diode rectifies the coupled RF power and makes it available for measurement as a DC voltage at VDET. To allow temperature com- pensation of VDET, an identical and symmetrically located circuit without the coupled RF power is available through VREF. Taking the difference of VREF − VDET provides a temperature-compensated signal that is proportional to the RF output. Figure 58. Basic Block Diagram |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |