| Electronic Components Datasheet Search |
|
TPL5010 Datasheet(PDF) 4 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TPL5010 Datasheet(HTML) 4 Page - Texas Instruments |
|
4 / 27 page ![]() TPL5010 VDD GND RSTn WAKE DELAY/ M_RST DONE 1 2 3 4 5 6 4 TPL5010 SNAS651A – JANUARY 2015 – REVISED SEPTEMBER 2018 www.ti.com Product Folder Links: TPL5010 Submit Documentation Feedback Copyright © 2015–2018, Texas Instruments Incorporated (1) G= Ground, P= Power, O= Output, I= Input. 6 Pin Configuration and Functions DDC Package 6-Lead SOT-23 Top View Pin Functions PIN TYPE(1) DESCRIPTION APPLICATION INFORMATION NO. NAME 1 VDD P Supply voltage 2 GND G Ground 3 DELAY/ M_RST I Time Interval set and Manual Reset Resistance between this pin and GND is used to select the time interval. The reset switch is also connected to this pin. 4 DONE I Logic Input for watchdog functionality Digital signal driven by the µC to indicate successful processing of the WAKE signal. 5 WAKE O Timer output signal generated every tIP period. Digital pulsed signal to wake up the µC at the end of the programmed time interval. 6 RSTn O Reset Output (open drain output) Digital signal to RESET the µC, pullup resistance is required |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |