LM76

SNIS109E – JANUARY 2000 – REVISED MARCH 2013

www.ti.com

CONFIGURATION REGISTER

Table 2. (Read/Write):

D7

D6

D5

D4

D3

D2

D1

D0

T_CRIT_A

0

0

0

Fault Queue

INT Polarity

INT Mode

Shutdown

Polarity

D0: Shutdown - When set to 1 the LM76 goes to low power shutdown mode. Power up default of “0”.

D1: Interrupt mode - 0 is Comparator Interrupt mode, 1 is Event Interrupt mode. Power up default of “0”.

D2, D3: T_CRIT_A and INT Polarity - 0 is active low, 1 is active high. Outputs are open-drain. Power up default

of “0”

D4: Fault Queue - When set to 1 the Fault Queue is enabled, see FAULT QUEUE. Power up default of “0”.

D5–D7: These bits are used for production testing and must be kept zero for normal operation.

THYST, TLOW, THIGH AND T_CRIT_A REGISTERS

Table 3. (Read/Write):

D15

D14

D13

D12

D11

D10

D9

D8

D7

D6

D5

D4

D3

D2

D1

D0

Sign

MSB

Bit 10

Bit 9

Bit 8

Bit7

Bit6

Bit5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

X

X

X

D0–D2: Undefined

D3–D15: THYST, TLOW, THIGH or T_CRIT Trip Temperature Data. Power up default is TLOW = 10°C, THIGH = 64°C,

T_CRIT = 80°C, THYST = 2°C.

THYST is subtracted from THIGH, and T_CRIT, and added to TLOW.

Avoid programming setpoints so close that their hysteresis values overlap. See CONFIGURATION REGISTER .

TEST CIRCUIT DIAGRAMS

I2C Timing Diagrams

Figure 8. Typical 2-Byte Read From Preset Pointer Location Such as Temp or Comparison Registers

Figure 9. Typical Pointer Set Followed by Immediate Read for 2-Byte Register such as Temp or

Comparison Registers

12

Submit Documentation Feedback

Copyright © 2000–2013, Texas Instruments Incorporated

Product Folder Links: LM76