| Electronic Components Datasheet Search |
|
SM320VC33 Datasheet(PDF) 32 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SM320VC33 Datasheet(HTML) 32 Page - Texas Instruments |
|
32 / 53 page ![]() CVDD 0 --100 Ω 0.1 F 0.01 F 0 --100 Ω VSS PLLVDD PLLVSS XOUT XIN C1 C2 Crystal EXTCLK Rd PLLVSS CVDD 100 Ω PLLVDD 0.1 F 0.01 F SM320VC33, SMJ320VC33 SGUS034F – FEBRUARY 2001 – REVISED JUNE 2015 www.ti.com Table 3. Typical Crystal Circuit Loading FREQUENCY (MHz) Rd (Ω) C1 (pF) C2 (pF) CL(1) (pF) RL(1) ( Ω) 2 4.7k 18 18 12 200 5 2.2k 18 18 12 60 10 470 15 15 12 30 15 0 15 12 12 25 20 0 9 9 10 25 (1) CL and RL are typical internal series load capacitance and resistance of the crystal. Figure 26. Self-Oscillation Mode 8.2.4 PLL Isolation The internal PLL supplies can be directly connected to CVDD and VSS (0- Ω case), partially isolated as shown in Figure 26, or fully isolated as shown in Figure 27. The RC network prevents the PLL supplies from turning high- frequency noise in the CVDD and VSS supplies into jitter. Figure 27. PLL Isolation Circuit Diagram 8.2.5 Clock and PLL Considerations on Initialization On power up, the CPU clock divide mode can be in MAXSPEED, LOPOWER, or IDLE2, or the PLL could be in an undefined mode. RESET falling in the presence of a valid CPU clock is used to clear this state, after which the device will synchronously terminate any external activity. The 5× Fclkin PLL of the 320VC33 contains an 8-bit PLL–LOCK counter that causes the PLL to output a frequency of Fclkin / 2 during the initial ramp. However, this counter does not increment while RESET is low or in the absence of an input clock. A minimum of 256 input clocks are required before the first falling edge of reset for the PLL to output to clear this counter. The following describes the setup and behavior that is observed. Power is applied to the DSP with RESET low and the input clock high or low. A clock is applied (RESET is still low) and the PLL appears to lock onto the input clock, producing the expected ×5 output frequency. RESET is driven high and the PLL output immediately drops to Fclkin / 2 for up to 256 input cycles or 128 of the Fclkin / 2 output cycles. The PLL/CPU clock then switches to ×5 mode. 32 Submit Documentation Feedback Copyright © 2001–2015, Texas Instruments Incorporated Product Folder Links: SM320VC33 SMJ320VC33 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |