Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM355 Datasheet(PDF) 86 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM355
Description  Digital Media System-on-Chip (DMSoC)
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM355 Datasheet(HTML) 86 Page - Texas Instruments

Back Button TMS320DM355 Datasheet HTML 82Page - Texas Instruments TMS320DM355 Datasheet HTML 83Page - Texas Instruments TMS320DM355 Datasheet HTML 84Page - Texas Instruments TMS320DM355 Datasheet HTML 85Page - Texas Instruments TMS320DM355 Datasheet HTML 86Page - Texas Instruments TMS320DM355 Datasheet HTML 87Page - Texas Instruments TMS320DM355 Datasheet HTML 88Page - Texas Instruments TMS320DM355 Datasheet HTML 89Page - Texas Instruments TMS320DM355 Datasheet HTML 90Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 154 page
background image
www.ti.com
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463D – SEPTEMBER 2007 – REVISED FEBRUARY 2008
Leakage, or standby power, is unavoidable while power is applied and scales roughly with the operating
junction temperatures. Leakage power can only be avoided by removing power completely from a device
or subsystem. The DM355 includes several power management features which are briefly described in
Table 3-17. Refer to TMS320DM35x Digital Media System-on-Chip (DMSoC) ARM Subsystem Reference
Guide (literature number SPRUFB3) for more information on power management.
Table 3-17. Power Management Features
Power Management Features
Description
Clock Management
Module clock disable
Module clocks can be disabled to reduce switching power
Module clock frequency scaling
Module clock frequency can be scaled to reduce switching power
PLL power-down
The PLLs can be powered-down when not in use to reduce
switching power
ARM Sleep Mode
ARM Wait-for-Interrupt sleep mode
Disable ARM clock to reduce active power
System Sleep Modes
Deep Sleep mode
Stop all device clocks and power down internal oscillators to reduce
active power to a minimum. Registers and memory are preserved.
I/O Management
USB Phy power-down
The USB Phy can be powered-down to reduce USB I/O power
DAC power-down
The DAC's can be powered-down to reduce DAC power
DDR self-refresh and power down
The DDR / mDDR device can be put into self-refresh and power
down states
Detailed Device Description
86
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com