Electronic Components Datasheet Search
  English  ▼

X  

TMS320DM355 Datasheet(PDF) 144 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM355
Description  Digital Media System-on-Chip (DMSoC)
PDF  154 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM355 Datasheet(HTML) 144 Page - Texas Instruments

Back Button TMS320DM355 Datasheet HTML 140Page - Texas Instruments TMS320DM355 Datasheet HTML 141Page - Texas Instruments TMS320DM355 Datasheet HTML 142Page - Texas Instruments TMS320DM355 Datasheet HTML 143Page - Texas Instruments TMS320DM355 Datasheet HTML 144Page - Texas Instruments TMS320DM355 Datasheet HTML 145Page - Texas Instruments TMS320DM355 Datasheet HTML 146Page - Texas Instruments TMS320DM355 Datasheet HTML 147Page - Texas Instruments TMS320DM355 Datasheet HTML 148Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 154 page
background image
www.ti.com
Bit0
Bit(n-1)
(n-2)
(n-3)
(n-4)
Bit0
Bit(n-1)
(n-2)
(n-3)
(n-4)
M59
M58
M55
M57
M56
M54
M53
CLKX
FSX
DX
DR
M62
TMS320DM355
Digital Media System-on-Chip (DMSoC)
SPRS463D – SEPTEMBER 2007 – REVISED FEBRUARY 2008
Table 5-43. ASP as SPI Timing Requirements
CLKSTP = 11b, CLKXP = 1 (see Figure 5-45)
MASTER
NO.
UNIT
MIN
MAX
M58
tsu(DRV-CKXL)
Setup time, DR valid before CLKX low
11
ns
M59
th(CKXL-DRV)
Hold time, DR valid after CLKX low
0
ns
Table 5-44. ASP as SPI Switching Characteristics(1)(2)
CLKSTP = 11b, CLKXP = 1 (see Figure 5-45)
MASTER
NO.
PARAMETER
UNIT
MIN
MAX
38.5 or
M62
tc(CKX)
Cycle time, CLKX
ns
2P(3)(3)
M53
td(CKXH-FXH)
Delay time, CLKX high to FSX high(4)
H1 – 1
H1 + 3
ns
M54
td(FXL-CKXL)
Delay time, FSX low to CLKX low(5)
T – 2
T + 2
ns
M55
td(CKXL-DXV)
Delay time, CLKX low to DX valid
–2
6
ns
Disable time, DX high impedance following last data bit from
M56
tdis(CKXH-DXHZ)
– 3
+ 3
ns
CLKX high
M57
td(FXL-DXV)
Delay time, FSX low to DX valid
L1 – 1
L1 + 10
ns
(1)
P = (1/SYSCLK2), where SYSCLK2 is an output clock of PLLC1 (see Section 3.5) .
(2)
T = CLKX period = (1 + CLKGDV)
× 2P
L1 = CLKX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) × 2P when CLKGDV is even
H1 = CLKX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 + 1) × 2P when CLKGDV is even
(3)
Use which ever value is greater.
(4)
FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master ASP
(5)
FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master
clock (CLKX).
Figure 5-45. ASP as SPI: CLKSTP = 11b, CLKXP = 1
DM355 Peripheral Information and Electrical Specifications
144
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com