| Electronic Components Datasheet Search |
|
INA260 Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
INA260 Datasheet(HTML) 6 Page - Texas Instruments |
|
6 / 38 page ![]() 6 INA260 SBOS656C – JULY 2016 – REVISED DECEMBER 2016 www.ti.com Product Folder Links: INA260 Submit Documentation Feedback Copyright © 2016, Texas Instruments Incorporated (1) Although the input range is 36 V, the full-scale range of the ADC scaling is 40.96 V; see the Basic ADC Functions section. Do not apply more than 36 V. (2) RTI = Referred-to-input. (3) Input leakage is positive (current flowing into the pin) for the conditions shown at the top of this table. Negative leakage currents can occur under different input conditions. 7.5 Electrical Characteristics at TA = 25°C, VS = 3.3 V, VIN+ = 12 V, VSENSE = (VIN+ – VIN–) = 0 mV and VVBUS = 12 V (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT INPUT VCM Common-mode input range 0 36 V Bus voltage input range(1) 0 36 V CMRR Common-mode rejection 0 V ≤ VIN+ ≤ 36 V 0 150 µA/V IOS Current sense offset, RTI(2) ±1.25 ±5 mA Current sense offset drift, RTI(2) –40°C ≤ TA ≤ 125°C 1 50 µA/°C PSRR Current sense offset voltage, RTI(2) vs power supply 2.7 V ≤ VS ≤ 5.5 V 1.6 3 mA/V VOS Bus offset voltage, RTI(2) ±1.25 ±7.5 mV Bus offset voltage, RTI(2) vs temperature –40°C ≤ TA ≤ 125°C 0.6 40 µV/°C PSRR Bus offset voltage, RTI(2) vs power supply 1.5 mV/V IB Input bias current (IIN+, IIN– pins) (IN+ pin) + (IN– pin), ISENSE = 0A 17 µA VBUS input impedance 830 kΩ Input leakage(3) (IN+ pin) + (IN– pin), power-down mode 0.1 0.5 µA DC ACCURACY System current sense gain error ISENSE = –15 A to 15 A, TA = 25°C 0.02% 0.15% ISENSE = –10 A to 10 A, –40°C ≤ TA ≤ 125°C 0.2% 0.5% –40°C ≤ TA ≤ 125°C 10 35 ppm/°C Bus voltage gain error VBUS = 0 V to 36 V, TA = 25°C 0.02% 0.1% VBUS = 0 V to 36 V, –40°C ≤ TA ≤ 125°C 0.1% 0.4% –40°C ≤ TA ≤ 125°C 15 40 ppm/°C INTEGRATED ADC ADC native resolution 16 Bits 1-LSB step size Current 1.25 mA Bus voltage 1.25 mV Power 10 mW tCT ADC conversion time CT bit = 000 140 154 µs CT bit = 001 204 224 CT bit = 010 332 365 CT bit = 011 588 646 CT bit = 100 1.1 1.21 ms CT bit = 101 2.116 2.328 CT bit = 110 4.156 4.572 CT bit = 111 8.244 9.068 Differential nonlinearity ±0.1 LSB INTEGRATED SHUNT Package resistance IN+ to IN– 4.5 mΩ Maximum continuous current –40°C ≤ TA ≤ 85°C ±15 A Short time overload change ISENSE = 30 A for 5 seconds ±0.05% |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |