L9678P datasheet(124/215 Pages) STMICROELECTRONICS

124 / 215 page

Deployment drivers

L9678P, L9678P-S

124/216

DS11626 Rev 9

Values of each measurement step can be required addressing the proper ADCREQx code

in the Diagnostic Control command (DIAGCTRL) on Table 11: Diagnostics control register

(DIAGCTRLx) on page 165.

This calculation is tolerant to leakages and, thanks to a dedicated EMI low-pass filter, also to

high frequency noises on squib/pyroswitch lines. Moreover, L9678P features a slew rate

control on the ISRC current generator to mitigate emissions.

High squib/pyroswitch resistance diagnostics

With this test, the device is able to understand if the squib/pyroswitch resistance value is

below 200 Ω, between 500 Ω and 2000 Ω or beyond 5000 Ω. During a high

squib/pyroswitch resistance diagnostics, VRCM and ISNK are enabled and connected

respectively to SFx and SRx on the selected channel. VREF voltage level outputs on SFx.

Current flowing on SFx is measured and compared to ISRlow and ISRhigh thresholds to

identify if the resistance is above or below RSRlow or RSRhigh levels. The results are reported

in the LPDIAGSTAT register. The relative flags (HSR_HI and HSR_LO) are not latched and

reflect the current status of the comparators.

High and low side FET diagnostics

This couple of tests can only be run during the diagnostic mode of the power-up sequence

(Figure 9). Tests are performed individually for HS driver or LS driver, with two dedicated

commands. Prior to either the HS or LS FET diagnostics being run, the VRCM has to be first

enabled. Within the command to enable the VRCM, also the channel onto which the FET

test will be run has to be selected with the LEAK_CHSEL bit field. Running the leakage

diagnostics with the appropriate delay time prior to either the HS or LS FET diagnostics will

precondition the squib/pyroswitch pin to the appropriate voltage level. When the FET

diagnostic command is issued with the Diagnostic Register SPI command (SYSDIAGREQ),

the VRCM flags will be cleared.

The device monitors the current through the VRCM. If the FET is working properly, this

current will exceed ISTB (HS test) or ISTG (LS test) and the driver under test is turned off

immediately. If the current does not exceed ISTB or ISTG then the test will be terminated and

the output is anyway turned off within TFETTIMEOUT. During TFETTIMEOUT period, the bit

stating that the FET is enabled will be set (FETON=1) and will be cleared as soon as the

FET is switched back off.

For all conditions the current on SFx/SRx will not exceed ILIM_VRCM_X, the VRCM block

current limitation value. There may be higher currents on the squib/pyroswitch lines due to

the presence of filter capacitors. During these FET tests, energy available to the

squib/pyroswitch is limited to less than EFETtest.

For high side FET diagnostics, if no faults were indicated in the preceding leakage

diagnostics then a normal result would be [STB=1, STG=0]. If the returned result for the

high side FET test is not as the previous one then either the FET is not functional, a short to

ground occurred during the test, or there is a missing SSxy connection for that channel.

For low side FET diagnostics if no faults were indicated in the preceding leakage

diagnostics then a normal result would be [STB=0, STG=1]. If the returned result for the low

side FET test is not as the previous one then either the FET is not functional or a short to

battery occurred during the test. In case of SGx loss the low-side FET diagnostic would not

indicate a FETfault.

L9678P Datasheet(PDF) 124 Page - STMicroelectronics

L9678P Datasheet(HTML) 124 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL