 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
L9965TS Datasheet(PDF) 23 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9965TS Datasheet(HTML) 23 Page - STMicroelectronics |
|
|
23 / 62 page  5.3.1 Diagnostic functions Table 16. Analog BIST diagnostics Fault type Assertion condition IC reaction to assertion Release condition Maskable Analog BIST failure • VB_UV or • V3V3 OV or • V5V UV or • V5V OV comparator fail in NORMAL. • V3V3 OV or • V5V UV or • V5V OV or • GND LOSS comparator FAIL in CYCLIC_WAKEUP • BIST_ANA_FAIL = 1 in GEN_STATUS3 • The FLT pin and the SPI FAULT is asserted in NORMAL if MSK_BIST_ANA_FAIL = 0 in GEN_CFG3 Clear on read • BIST_ANA_FAIL status bit non maskable • FLT pin and SPI FAULT maskable by bit MSK_BIST_ANA_FAIL in GEN_CFG3 5.4 Thermal shutdown The device embeds a thermal sensor and shut-down comparator to protect, in case of short to GND, the following pins: • V5V pin (see Section 5.2.4) • WKP driver circuit (see Section 5.9.3). Thermal shutdown feature is enabled only after V5V regulator has completed the power-up phase. 5.4.1 Diagnostic functions When both thermal shutdown and V5V overcurrent are detected concurrently, V5V regulator is immediately disabled and IC moves to DEEPSLEEP state; after a new successful power-up, the V5V_OT flag set is still readable to the user, as this bit only is not cleared in DEEPSLEEP mode. When thermal shutdown is detected concurrently to WKP_ERR detection (see Section 5.9), a fault is detected and WKP driver is immediately disabled, it can be re-engaged if the fault condition is removed. Table 17. Thermal shutdown diagnostics Fault type Assertion condition IC reaction to assertion Release condition IC reaction to status bit clear Maskable TSD TJ>TTH_TSD_V5V for t> tFLT_TSD_V5V • TSD = 1 in GEN_STATUS3 • The FLT pin and the SPI FAULT is asserted in NORMAL if MSK_TSD=0 in GEN_CFG3 Clear on read if TJ<TTH_TSD_V5V- TTH_HYS_TSD_V5V for t>tFLT_TSD_V5V • TSD status bit non maskable • FLT pin and SPI FAULT maskable by bit MSK_TSD in GEN_CFG3 V5V OT V5V_OC = 1 and TSD = 1 • V5V_OT = 1 in GEN_STATUS1 • V5V regulator is disabled • Transition to DEEP SLEEP state Clear on read after successful power- up Non maskable L9965T/L9965TS Functional description DS14987 - Rev 1 page 23/62 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
