Electronic Components Datasheet Search
  English  ▼

X  

LM76002 Datasheet(PDF) 13 Page - Texas Instruments

Part # LM76002
Description  LM76002/LM76003 3.5-V to 60-V, 2.5-A/3.5-A Synchronous Step-Down Voltage Regulator
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

LM76002 Datasheet(HTML) 13 Page - Texas Instruments

Back Button LM76002 Datasheet HTML 9Page - Texas Instruments LM76002 Datasheet HTML 10Page - Texas Instruments LM76002 Datasheet HTML 11Page - Texas Instruments LM76002 Datasheet HTML 12Page - Texas Instruments LM76002 Datasheet HTML 13Page - Texas Instruments LM76002 Datasheet HTML 14Page - Texas Instruments LM76002 Datasheet HTML 15Page - Texas Instruments LM76002 Datasheet HTML 16Page - Texas Instruments LM76002 Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 59 page
background image
VSW
VIN
D = tON/ TSW
tON
tOFF
TSW
t
-VD
0
iL
IOUT
t
0
ILPK
ûiL
13
LM76002, LM76003
www.ti.com
SNVSAK0A – OCTOBER 2017 – REVISED OCTOBER 2019
Product Folder Links: LM76002 LM76003
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
7.3 Feature Description
7.3.1 Fixed-Frequency, Peak-Current-Mode Control
The following operation description of the LM76002/LM76003 refers to the Functional Block Diagram and to the
waveforms in Figure 10. The LM76002/LM76003 supplies a regulated output voltage by turning on the internal
high side (HS) and low side (LS) NMOS switches with varying duty cycle (D). During high-side switch on-time
tON, the SW pin voltage VSW swings up to approximately VIN, and the inductor current iL increase with linear
slope. The HS switch is off by the control logic. During the HS switch off-time, tOFF, the LS switch is turned on.
Inductor current discharges through the LS switch, which forces the VSW to swing below ground by the voltage
drop across the LS switch. The regulator loop adjusts the duty cycle to maintain a constant output voltage. The
control parameter of buck converter is defined as duty cycle D = tON / tSW. In an ideal buck converter, where
losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: D =
VOUT / VIN.
Figure 10. SW Node and Inductor Current Waveforms in
Continuous Conduction Mode
The LM76002/LM76003 synchronous buck converter employs peak current-mode control topology. A voltage-
feedback loop is used to get accurate DC-voltage regulation by adjusting the peak current command based on
voltage offset. The peak inductor current is sensed from the HS switch and compared to the peak current to
control the on-time of the HS switch. The voltage feedback loop is internally compensated, which allows
command for fewer external components, makes it easy to design, and provides stable operation with almost any
combination of output capacitors. The regulator operates with fixed switching frequency in continuous conduction
mode (CCM) and discontinuous conduction mode (DCM). At very light load, the LM76002/LM76003 operates in
PFM to maintain high efficiency, and the switching frequency decreases with reduced load current.
7.3.2 Light Load Operation Modes — PFM and FPWM
DCM operation is employed in the LM76002/LM76003 when the inductor current valley reaches zero. The
LM76002/LM76003 is in DCM when load current is less than half of the peak-to-peak inductor current ripple in
CCM. In DCM, the LS switch is turned off when the inductor current reaches zero. Switching loss is reduced by
turning off the LS FET at zero current, and the conduction loss is lowered by not allowing negative current
conduction. Power conversion efficiency is higher in DCM than CCM under the same conditions.
In DCM, the HS switch on-time reduces with lower load current. When either the minimum HS switch on-time
(tON-MIN) or the minimum peak inductor current (IPEAK-MIN) is reached, the switching frequency decreases to
maintain regulation. At this point, the LM76002/LM76003 operates in PFM. In PFM, switching frequency is
decreased by the control loop when load current reduces to maintain output voltage regulation. Switching loss is
further reduced in PFM operation due to less frequent switching actions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com