| Electronic Components Datasheet Search |
|
LMX2572LP Datasheet(PDF) 3 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LMX2572LP Datasheet(HTML) 3 Page - Texas Instruments |
|
3 / 83 page ![]() 1 CE 30 RampClk 2 GND 29 VrefVCO2 3 VbiasVCO 28 SysRefReq 4 GND 27 VbiasVCO2 5 SYNC 26 VccVCO2 6 GND 25 GND 7 VccDIG 24 CSB 8 OSCinP 23 RFoutAP 9 OSCinM 22 RFoutAM 10 VregIN 21 VccBUF Not to scale DAP 3 LMX2572LP www.ti.com SNAS764 – MAY 2018 Product Folder Links: LMX2572LP Submit Documentation Feedback Copyright © 2018, Texas Instruments Incorporated 5 Pin Configuration and Functions RHA Package 40-Pin VQFN Top View Pin Functions PIN I/O DESCRIPTION NAME NO. CE 1 Input Chip enable. High impedance CMOS input. 1.8-V to 3.3-V logic. Active HIGH powers on the device. CPout 12 Output Charge pump output. Place C1 of loop filter close to this pin. CSB 24 Input SPI latch. High impedance CMOS input. 1.8-V to 3.3-V logic. DAP — Ground RF ground. GND 2, 4, 25, 31, 34, 39 Ground VCO ground. 6, 14, 40 Ground Digital ground. 13 Ground Charge pump ground. MUXout 20 Output Multiplexed output pin. Configurable between lock detect and register readback. OSCinM 9 Input Reference input clock (–). High impedance self-biasing pin. Requires AC-coupling. OSCinP 8 Input Reference input clock (+). High impedance self-biasing pin. Requires AC-coupling. RampClk 30 Input Ramp trigger in automatic ramping mode or ramp clock in manual ramping mode. Can also be used as FSK I2S clock input. High impedance CMOS input. 1.8-V to 3.3-V logic. RampDir 32 Input Ramp trigger in automatic ramping mode or ramp segment selection in manual ramping mode. Can also be used as FSK I2S data input. High impedance CMOS input. 1.8-V to 3.3-V logic. RFoutAM 22 Output Differential output A (–). Low impedance output. Requires AC-coupling. RFoutAP 23 Output Differential output A (+). Low impedance output. Requires AC-coupling. RFoutBM 18 Output Differential output B (–). Low impedance output. Requires AC-coupling. RFoutBP 19 Output Differential output B (+). Low impedance output. Requires AC-coupling. SCK 16 Input SPI clock. High impedance CMOS input. 1.8-V to 3.3-V logic. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |