Electronic Components Datasheet Search
  English  ▼

X  

PCM1795DB Datasheet(PDF) 46 Page - Texas Instruments

Part # PCM1795DB
Description  PCM1795 32-Bit, 192-kHz Sampling, Advanced Segment, Stereo Audio Digital-to-Analog Converter
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1795DB Datasheet(HTML) 46 Page - Texas Instruments

Back Button PCM1795DB Datasheet HTML 42Page - Texas Instruments PCM1795DB Datasheet HTML 43Page - Texas Instruments PCM1795DB Datasheet HTML 44Page - Texas Instruments PCM1795DB Datasheet HTML 45Page - Texas Instruments PCM1795DB Datasheet HTML 46Page - Texas Instruments PCM1795DB Datasheet HTML 47Page - Texas Instruments PCM1795DB Datasheet HTML 48Page - Texas Instruments PCM1795DB Datasheet HTML 49Page - Texas Instruments PCM1795DB Datasheet HTML 50Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 68 page
background image
BitClock
DSDDecoder
DATA
BCK
SCK
ZEROL
5
6
7
1
2
3
4
ZEROR
MSEL
LRCK
PCM1796
DATA_L
DATA_R
PCM1795
SLES248A – MAY 2009 – REVISED MARCH 2015
www.ti.com
8.2.3 Application for DSD Format (DSD Mode) Interface
Figure 63 shows a connection diagram for DSD mode.
Figure 63. Connection Diagram in DSD Mode
8.2.3.1 Design Requirements
Control: Host controller with SPI communication
Audio Output: I/V output circuitry
Audio Input: DSD Digital Audio input
8.2.3.2 Detailed Design Procedure
8.2.3.2.1
Features
This mode is used for interfacing directly to a DSD decoder, which is found in Super Audio CD™ (SACD)
applications.
The DSD mode is accessed by programming the following bit in the corresponding control register.
DSD = 1 (register 20)
The DSD mode provides a low-pass filtering function. The filtering is provided using an analog FIR filter structure.
Four FIR responses are available and are selected by the DMF[1:0] bits of control register 18.
The DSD bit must be set before inputting DSD data; otherwise, the PCM1795 erroneously detects the TDMCA
mode and commands are not accepted through the serial control interface.
8.2.3.2.2
Pin Assignment When Using DSD Format Interface
Several pins are redefined for DSD mode operation. These include:
DATA (pin 5): DSDL as left-channel DSD data input
LRCK (pin 4): DSDR as right-channel DSD data input
SCK (pin 7): DBCK as bit clock for DSD data
BCK (pin 6): Set low (N/A)
8.2.3.2.3
Requirements for System Clock
For operation in DSD mode, the bit clock (DBCK) is required on pin 7 of the PCM1795. The frequency of the bit
clock can be N times the sampling frequency. Generally, N is 64 in DSD applications.
The interface timing between the bit clock and DSDL and DSDR is required to meet the setup and hold time
specifications shown in Figure 65 and Table 36.
46
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: PCM1795



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com