Electronic Components Datasheet Search
  English  ▼

X  

DAC38RF80 Datasheet(PDF) 68 Page - Texas Instruments

Part # DAC38RF80
Description  DAC38RFxx Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

DAC38RF80 Datasheet(HTML) 68 Page - Texas Instruments

Back Button DAC38RF80 Datasheet HTML 64Page - Texas Instruments DAC38RF80 Datasheet HTML 65Page - Texas Instruments DAC38RF80 Datasheet HTML 66Page - Texas Instruments DAC38RF80 Datasheet HTML 67Page - Texas Instruments DAC38RF80 Datasheet HTML 68Page - Texas Instruments DAC38RF80 Datasheet HTML 69Page - Texas Instruments DAC38RF80 Datasheet HTML 70Page - Texas Instruments DAC38RF80 Datasheet HTML 71Page - Texas Instruments DAC38RF80 Datasheet HTML 72Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 160 page
background image
output
AB
CD
AB
CD
OUTSUM
SAME
SAME
ADJ
ADJ
(7)
In order to avoid overflow, rounding operation is performed after the addition to reduce the word size back
to 16-bits. Exact number of bits rounded depends on the number of channels added. Table 7-40 shows the
description of round after the summation.
Table 7-40. OUTSUM Scaling and Rounding
# OF CHANNELS ADDED
# OF BITS ROUNDED
0
0, Use bits[15:0] from the result
1
Use bits[16:1] from the result and bit[0] used for rounding
2
Use bits[17:2] from the result and bits[1:0] used for rounding
3
Use bits[18:3] from the result and bit[2:0] used for rounding
4
Use bits[19:4] from the result and bit[3:0] used for rounding
7.3.20 Output Delay
The signal following output summation can be delayed by 0-15 DACCLK cycles through field OUTPUT_DELAY
in register OUTSUM (7.5.20). The block takes 16 sample words (vec16) from both the A and B paths and shifts
the them to 32 sample long delay line.
7.3.21 Polarity Inversion
The signal following the output delay can be inverted by a 2’s complement conversion allowing the + and - DAC
outputs to be swapped by asserting field DAC_COMPLEMENT in register MULTIDUC_CFG1 (7.5.13).
7.3.22 Temperature Sensor
The DAC38RFxx incorporates a temperature sensor block which monitors the die temperature by measuring the
voltage across 2 transistors. The voltage is converted to an 8-bit digital word using a successive approximation
(SAR) analog to digital conversion process. The result is scaled, limited and formatted as a twos complement
value representing the temperature in degrees Celsius.
The sampling is controlled by the serial interface signals SDEN and SCLK. If the temperature sensor is enabled
by writing a 0 to field TSENSE_SLEEP in register SLEEP_CONFIG (7.5.70), a conversion takes place each time
the serial port is written or read. The data is only read and sent out by the digital block when the temperature
sensor is read in field TEMPDATA in register TEMP_PLLVOLT (7.5.7). The conversion uses the first eight clocks
of the serial clock as the capture and conversion clock, the data is valid on the falling eighth SCLK. The data
is then clocked out of the chip on the rising edge of the ninth SCLK. No other clocks to the chip are necessary
for the temperature sensor operation. As a result the temperature sensor is enabled even when the device is in
sleep mode.
In order for the process described above to operate properly, the serial port read from register TEMP_PLLVOLT
must be done with an SCLK period of at least 1 μs. If this is not satisfied the temperature sensor accuracy is
greatly reduced.
7.3.23 Alarm Monitoring
The DAC38RFxx includes a flexible set of alarm monitoring that can be used to alert of a possible malfunction
scenario. All the alarm events can be accessed either through the SIP registers and/or through the ALARM
output. Once an alarm is set, the corresponding alarm bit must be reset through the serial interface to allow
further testing. The set of alarms includes the following conditions:
• JESD alarms
– Fields ALM_LANEx_ERR in registers JESD_ALM_Lx (x = 0-7, 7.5.59 to 7.5.66):
• multiframe alignment_error. Occurs when multiframe alignment fails
• frame alignment error. Occurs when multiframe alignment fails
• link configuration error. Occurs when there is wrong link configuration
DAC38RF80, DAC38RF83, DAC38RF84
DAC38RF85, DAC38RF90, DAC38RF93
SLASEA3D – DECEMBER 2016 – REVISED DECEMBER 2023
www.ti.com
68
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: DAC38RF80 DAC38RF83 DAC38RF84 DAC38RF85 DAC38RF90 DAC38RF93



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com