| Electronic Components Datasheet Search |
|
DM505 Datasheet(PDF) 210 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM505 Datasheet(HTML) 210 Page - Texas Instruments |
|
210 / 295 page ![]() 210 DM505 SPRS976E – NOVEMBER 2016 – REVISED MAY 2018 www.ti.com Submit Documentation Feedback Detailed Description Copyright © 2016–2018, Texas Instruments Incorporated • System instrumentation (trace) – Supported by a CTools System Trace Module (CT_STM), implementing MIPI System Trace Protocol (STP) (rev 2.0) – Real-time software trace • System-on-chip (SoC) software instrumentation through CT_STM (STP2.0) – OCP watchpoint (OCP_WP_NOC) • OCP target traffic monitoring: OCP_WP_NOC can be configured to generate a trigger upon watchpoint match (that is, when target transaction attributes match the user-defined attributes). • SoC events trace • DMA transfer profiling – Statistics collector (performance probes) • Computes traffic statistics within a user-defined window and periodically reports to the user through the CT_STM interface • Embedded in the L3_MAIN interconnect • 10 instances: – 1 instance dedicated to target (SDRAM) load monitoring – 9 instances dedicated to master latency monitoring – EVE instrumentation • Supported through a software message and system trace event (SMSET) module embedded in the EVE subsystem – ISS instrumentation • Supported through system trace event (CTSET) module embedded in the ISS subsystem – Power-management events profiling (PM instrumentation [PMI]) • Monitoring major power-management events. The PM state changes are handled as generic events and encapsulated in STP messages. – Clock-management events profiling CM instrumentation [CMI]) for CM_CORE_AON clocks • Monitoring major clock management events. The CM state changes are handled as generic events and encapsulated in STP messages. • One instances – CM1 Instrumentation (CMI1) module mapped in the PD_CORE_AON power domain – For more information, see section System Instrumentation in chapter On-Chip Debug Support of the Device TRM. • Performance monitoring – Supported by subsystem counter timer module (SCTM) for IPU For more information, see chapter On-Chip Debug Support of the device TRM. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |