| Electronic Components Datasheet Search |
|
DM505LRBABF Datasheet(PDF) 134 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DM505LRBABF Datasheet(HTML) 134 Page - Texas Instruments |
|
134 / 295 page ![]() GPMC_FCLK gpmc_clk gpmc_csi gpmc_a[ :1] 27 gpmc_ben0 gpmc_be 1 n gpmc_ _ale advn gpmc_oen_ren gpmc_ d[15:0] a gpmc_waitj DIR Valid Address Valid Valid Data IN 0 Data IN 0 OUT OUT IN OUT FA0 FA9 FA10 FA3 FA1 FA4 FA12 FA13 FA0 FA10 FA5 FA14 FA15 GPMC_07 134 DM505 SPRS976E – NOVEMBER 2016 – REVISED MAY 2018 www.ti.com Submit Documentation Feedback Specifications Copyright © 2016–2018, Texas Instruments Incorporated Figure 5-28. GPMC / NOR Flash - Asynchronous Read - Single Word Timing(1)(2)(3) (1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1. (2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock edge. FA5 value must be stored inside AccessTime register bits field. (3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally. (4) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal direction on the GPMC data bus. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |