Electronic Components Datasheet Search
  English  ▼

X  

TDA2SA Datasheet(PDF) 327 Page - Texas Instruments

Part # TDA2SA
Description  TDA2x ADAS Applications Processor 23mm Package (ABC Package) Silicon Revision 2.0
PDF  427 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TDA2SA Datasheet(HTML) 327 Page - Texas Instruments

Back Button TDA2SA Datasheet HTML 323Page - Texas Instruments TDA2SA Datasheet HTML 324Page - Texas Instruments TDA2SA Datasheet HTML 325Page - Texas Instruments TDA2SA Datasheet HTML 326Page - Texas Instruments TDA2SA Datasheet HTML 327Page - Texas Instruments TDA2SA Datasheet HTML 328Page - Texas Instruments TDA2SA Datasheet HTML 329Page - Texas Instruments TDA2SA Datasheet HTML 330Page - Texas Instruments TDA2SA Datasheet HTML 331Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 327 / 427 page
background image
TRACECLK
TRACECTL
TRACEDATA[X:0]
TPIU4
TPIU4
TPIU2
TPIU1
TPIU3
TPIU5
TPIU5
TPIU_01
5
6
8
7
TCK
RTCK
JTAG_02
327
TDA2SX, TDA2SG, TDA2SA
TDA2HG, TDA2HV, TDA2HF, TDA2LF
www.ti.com
SPRS951F – DECEMBER 2015 – REVISED MAY 2019
Submit Documentation Feedback
Product Folder Links: TDA2SX TDA2SG TDA2SA TDA2HG TDA2HV TDA2HF TDA2LF
Timing Requirements and Switching Characteristics
Copyright © 2015–2019, Texas Instruments Incorporated
Figure 7-86. JTAG With RTCK Timing
7.25.2 Trace Port Interface Unit (TPIU)
CAUTION
The I/O timings provided in this section are valid only if signals within a single
IOSET are used. The IOSETs are defined in Table 7-139.
7.25.2.1 TPIU PLL DDR Mode
Table 7-138 and Figure 7-87 assume testing over the recommended operating conditions and electrical
characteristic conditions below.
Table 7-138. Switching Characteristics for TPIU
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
TPIU1
tc(clk)
Cycle time, TRACECLK period
5.56
ns
TPIU4
td(clk-ctlV)
Skew time, TRACECLK transition to TRACECTL
transition
-0.96
0.96
ns
TPIU5
td(clk-dataV)
Skew time, TRACECLK transition to TRACEDATA[17:0]
-0.96
0.96
ns
Figure 7-87. TPIU—PLL DDR Transmit Mode(1)
(1) In d[X:0], X is equal to 15 or 17.
In Table 7-139 are presented the specific groupings of signals (IOSET) for use with TPIU signals.
Table 7-139. TPIU IOSETs
SIGNALS
IOSET1
IOSET2
BALL
MUX
BALL
MUX
emu0
G21
0
G21
0
emu1
D24
0
D24
0
emu2
F10
2
F10
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com