Electronic Components Datasheet Search
  English  ▼

X  

LM4934 Datasheet(PDF) 23 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # LM4934
Description  3D Audio Sub-System with Stereo Speaker, OCL/SE Stereo Headphone, Earpiece and Mono Line Level Outputs
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM4934 Datasheet(HTML) 23 Page - National Semiconductor (TI)

Back Button LM4934 Datasheet HTML 19Page - National Semiconductor (TI) LM4934 Datasheet HTML 20Page - National Semiconductor (TI) LM4934 Datasheet HTML 21Page - National Semiconductor (TI) LM4934 Datasheet HTML 22Page - National Semiconductor (TI) LM4934 Datasheet HTML 23Page - National Semiconductor (TI) LM4934 Datasheet HTML 24Page - National Semiconductor (TI) LM4934 Datasheet HTML 25Page - National Semiconductor (TI) LM4934 Datasheet HTML 26Page - National Semiconductor (TI) LM4934 Datasheet HTML 27Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 39 page
background image
Clock Configuration Register (Continued)
20166953
By default the stereo DAC operates at 250*fs, i.e. 12.000MHz (at the clock generator input clock) for 48kHz data. It is expected
that the PLL be used to drive the audio system unless a 12.000MHz master clock is supplied. The PLL can also use the I2S clock
input as a source. In this case, the audio DAC uses the clock from the output of the PLL.
Common Clock Settings for the DAC
The DAC can work in 4 modes, each with different oversampling rates, 125,128,64 & 32. In normal operation 125x oversampling
provides for the simplest clocking solution as it will work from 12.000MHz (common in most systems with Bluetooth or USB) at
48kHz exactly. The other modes are useful if data is being provided to the DAC from an uncontrollable isochronous source (such
as a CD player, DAB, or other external digital source) rather than being decoded from memory. In this case the PLL can be used
to derive a clock for the DAC from the I2S clock.
The DAC oversampling rate can be changed to allow simpler clocking strategies, this is controlled in the DAC SETUP register but
the oversampling rates are as follows:
DAC MODE
Oversampling Ratio Used
00
125
01
128
10
64
11
32
The following table describes the clock required at the clock generator input for various clock sample rates in the different DAC
modes:
Fs (kHz)
DAC Oversampling Ratio
Required CLock at DAC Clock Generator Input (MHz)
8
125
2
8
128
2.048
11.025
125
2.75625
11.025
128
2.8224
12
125
3
12
128
3.072
16
125
4
16
128
4.096
22.05
125
5.5125
22.05
128
5.6448
24
125
6
24
128
6.144
32
125
8
32
128
8.192
www.national.com
23



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com