Electronic Components Datasheet Search
  English  ▼

X  

VT1712 Datasheet(PDF) 49 Page - List of Unclassifed Manufacturers

Part # VT1712
Description  PCI Multi-Channel Audio Controller
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

VT1712 Datasheet(HTML) 49 Page - List of Unclassifed Manufacturers

Back Button VT1712 Datasheet HTML 45Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 46Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 47Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 48Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 49Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 50Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 51Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 52Page - List of Unclassifed Manufacturers VT1712 Datasheet HTML 53Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 84 page
background image
We Connect
We Connect
We Connect
We Connect
Technologies, Inc.
Revision 2.4, May 28, 2002
4 - 17
Hardware Interfaces & Interface Registers
VT1712 - PCI Multi-Channel Audio Controller
CCI30: Consumer Section Power Down
Index: 30h
Default Value: 00h
CCI31: Multi-Track Section Power Down
Index: 31h
Default Value: 00h
There are four power states defined in the PCI bus power management spec.
Bit
Attribute
Description
7
R/W
1: Crystal clock generation power down for XTAL_1
6
R/W
1: Game port analogpower down
5R/W
Reserved.
4
R/W
1: Stop I²C port clock
3
R/W
1: Stop MIDI clock
2
R/W
1: Stop AC’97 clock
1
R/W
1: Stop DS Block clock
0
R/W
1: Stop PCI clock for SB, DMA controller (excluding PCI BIU, config. space and this register)
Bit
Attribute
Description
7
R/W
1: Crystal clock generation power down for XTAL_2
6:3
R/W
Reserved
2
R/W
1: Stop S/PDIF clock
1
R/W
1: Stop Professional digital mixer clock
0
R/W
1: Stop Multi-track I²S serial interface clock
States
Description
D0
Normal operation state after system power up or internal reset
D1
not supported.
D2
Power down all the blocks defined in the power down registers.
D3(hot)
Same as D2 state, except a transition to D0 will generate an internal reset (incl. PCI config. space)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com