Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5506 Datasheet(PDF) 32 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320VC5506
Description  Fixed-Point Digital Signal Processor
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5506 Datasheet(HTML) 32 Page - Texas Instruments

Back Button TMS320VC5506 Datasheet HTML 28Page - Texas Instruments TMS320VC5506 Datasheet HTML 29Page - Texas Instruments TMS320VC5506 Datasheet HTML 30Page - Texas Instruments TMS320VC5506 Datasheet HTML 31Page - Texas Instruments TMS320VC5506 Datasheet HTML 32Page - Texas Instruments TMS320VC5506 Datasheet HTML 33Page - Texas Instruments TMS320VC5506 Datasheet HTML 34Page - Texas Instruments TMS320VC5506 Datasheet HTML 35Page - Texas Instruments TMS320VC5506 Datasheet HTML 36Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 120 page
background image
Functional Overview
32
October 2006 − Revised January 2008
SPRS375C
3.1.4.2
GHH and ZHH Package(s) Memory Map
The GHH and ZHH package(s) features 21 address bits representing 2M-byte linear address for
asynchronous memories per CE space. Due to address row/column multiplexing, address reach for SDRAM
devices is 4M bytes for each CE space. The largest SDRAM device that can be used with the 5506 in a GHH
and ZHH package is 128M-bit SDRAM.
000000
DARAM
(32K − 192) Bytes
008000
DARAM‡
32K Bytes
010000
SARAM§
64K Bytes
External− CE0
040000
400000
800000
C00000
FF0000
64K Bytes
FFFFFF
External− CE1
External− CE2
External− CE3
Block Size
Byte Address
(Hex)†
(if MPNMC=0)
ROM||
(if MPNMC=1)
External− CE3
2M Bytes − Asynchronous
4M Bytes − SDRAM (MPNMC = 1)
4M Bytes − 64K Bytes if internal ROM selected (MPNMC = 0)
2M Bytes − Asynchronous
4M Bytes − SDRAM
2M Bytes − Asynchronous
4M Bytes − SDRAM
2M Bytes − Asynchronous
4M Bytes − 128K Bytes SDRAM#
Memory Blocks
† Address shown represents the first byte address in each block.
‡ Dual-access RAM (DARAM): two accesses per cycle per block, 8 blocks of 8K bytes.
§ Single-access RAM (SARAM): one access per cycle per block, 8 blocks of 8K bytes.
¶ External memory spaces are selected by the chip-enable signal shown (CE[0:3]). Supported memory types include: asynchronous static
RAM (SRAM) and synchronous DRAM (SDRAM).
# The minus 128K bytes consists of 32K-byte DARAM access, 32K-byte DARAM, and 64K-byte SARAM.
|| Read-only memory (ROM): one access every two cycles.
0000C0
MMR (Reserved)
020000
Reserved
Figure 3−3. TMS320VC5506 Memory Map (GHH and ZHH Packages)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com