Electronic Components Datasheet Search
  English  ▼

X  

TLK1002ARGET Datasheet(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Part # TLK1002ARGET
Description  DUAL SIGNAL CONDITIONING TRANSCEIVER
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLK1002ARGET Datasheet(HTML) 1 Page - Texas Instruments

  TLK1002ARGET Datasheet HTML 1Page - Texas Instruments TLK1002ARGET Datasheet HTML 2Page - Texas Instruments TLK1002ARGET Datasheet HTML 3Page - Texas Instruments TLK1002ARGET Datasheet HTML 4Page - Texas Instruments TLK1002ARGET Datasheet HTML 5Page - Texas Instruments TLK1002ARGET Datasheet HTML 6Page - Texas Instruments TLK1002ARGET Datasheet HTML 7Page - Texas Instruments TLK1002ARGET Datasheet HTML 8Page - Texas Instruments TLK1002ARGET Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 16 page
background image
www.ti.com
FEATURES
APPLICATIONS
DESCRIPTION
TLK1002A
DUAL SIGNAL CONDITIONING TRANSCEIVER
SLLS661 – JUNE 2005
•
No External Filter Components Required for
PLLs
•
Fully Integrated Signal Conditioning
Transceiver
•
Supports Loop-Back Modes
•
1.0–1.3 Gbps Operation
•
Temperature Rating 0°C to 70°C
•
Low Power CMOS Design (<300 mW)
•
Small Footprint 4 mm × 4 mm 24-Lead QFN
Package
•
High Differential Output Voltage Swing
(1600 mVp-p typical)
•
400 mVp-p Differential Input Sensitivity
•
Resynchronization in Both Directions for
•
High Input Jitter Tolerance 0.606 UI
1.25 Gbps Links
•
Single 1.8 V Power Supply
•
Repeater for 1.0625 Gbps Applications
•
2.5 V Tolerant Control Inputs
•
Differential VML Transmit Outputs With No
External Components Necessary
TLK1002A is a single-chip dual signal conditioning transceiver.
This chip supports data rates from 1.0 Gbps up to 1.3 Gbps. An on-chip clock generation phase-locked loop
(PLL) generates the required half-rate clock from an externally applied reference clock. This reference clock
equals approximately one tenth of the data rate. It may be off frequency from both received data streams by up
to ±200 ppm.
Both data paths are implemented identical. The implemented input buffers provide an input sensitivity of 400
mVp-p differential.
The data paths tolerate up to 0.606 UI total input jitter. Signal retiming is performed by means of phase-locked
loop (PLL) circuits. The retimed output signals are fed to VML output buffers, which provide output amplitudes of
typical 1600mVp-p differential across the external 2x50
Ω load.
TLK1002A only requires a single 1.8 V supply voltage. Robust design avoids the necessity of special off-chip
supply filtering.
Advanced low power CMOS design leads to low power consumption.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.


Similar Part No. - TLK1002ARGET

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLK10021ZWQ TI1-TLK10021ZWQ Datasheet
658Kb / 2P
10 Gbps PHY Transceiver for LAN/MAN/SAN Applications
TLK10022 TI1-TLK10022 Datasheet
566Kb / 64P
10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
TLK10022 TI2-TLK10022 Datasheet
634Kb / 64P
10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
NOVEMBER 2013
TLK10022CTR TI1-TLK10022CTR Datasheet
566Kb / 64P
10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
TLK10022CTR TI2-TLK10022CTR Datasheet
634Kb / 64P
10Gbps DUAL-CHANNEL MULTI-RATE SERIAL LINK AGGREGATOR
NOVEMBER 2013
More results

Similar Description - TLK1002ARGET

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
SA40011 ETC1-SA40011 Datasheet
394Kb / 2P
Dual Axis Signal Conditioning Module
logo
Honeywell Solid State E...
DC005NDC4 HONEYWELL-DC005NDC4 Datasheet
129Kb / 4P
Signal Conditioning: Amplified
logo
Analog Devices
AD7710 AD-AD7710_15 Datasheet
265Kb / 32P
Signal Conditioning ADC
REV. G
AD7712 AD-AD7712_15 Datasheet
258Kb / 28P
Signal Conditioning ADC
REV. F
AD7714 AD-AD7714_15 Datasheet
298Kb / 40P
Signal Conditioning ADC
REV. C
logo
MORNSUN Science& Techno...
T797HL MORNSUN-T797HL_15 Datasheet
1Mb / 6P
Signal conditioning module
TEM4540CN MORNSUN-TEM4540CN_15 Datasheet
752Kb / 4P
Signal conditioning modules
TF5134N MORNSUN-TF5134N_15 Datasheet
306Kb / 5P
Signal conditioning modules
logo
Analog Devices
AD7714 AD-AD7714_17 Datasheet
349Kb / 41P
Signal Conditioning ADC
23-Feb-2017
AD7711 AD-AD7711_17 Datasheet
354Kb / 29P
Signal Conditioning ADC
23-Feb-2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com