LAN9312 datasheet(149/458 Pages) SMSC

149 / 458 page

High Performance Two Port 10/100 Managed Ethernet Switch with 32-Bit Non-PCI CPU Interface

Datasheet

SMSC LAN9312

149

Revision 1.2 (04-08-08)

DATASHEET

10.2.4

EEPROM Loader

The EEPROM Loader interfaces to the I2C/Microwire EEPROM controller, the PHYs, and to the system

CSRs (via the Register Access MUX). Only system CSRs at addresses 100h and above are accessible

to the EEPROM Loader (with the addition of the PHY Management Interface Data Register

(PMI_DATA) and PHY Management Interface Access Register (PMI_ACCESS) at addresses A4 and

A8 respectively).

The EEPROM Loader runs upon a pin reset (nRST), power-on reset (POR), digital reset

(DIGITAL_RST bit in the Reset Control Register (RESET_CTL)), or upon the issuance of a RELOAD

command via the EEPROM Command Register (E2P_CMD). A soft reset will run the EEPROM

Loader, but only the MAC address is loaded into the Host MAC. Refer to Section 4.2, "Resets," on

page 36 for additional information on the LAN9312 resets.

The EEPROM contents must be loaded in a specific format for use with the EEPROM Loader. An

overview of the EEPROM content format is shown in Table 10.7. Each section of EEPROM contents

is discussed in detail in the following sections.

10.2.4.1

EEPROM Loader Operation

Upon a pin reset (nRST), power-on reset (POR), digital reset (DIGITAL_RST bit in the Reset Control

While the EEPROM Loader is active, the READY bit of the Hardware Configuration Register

(HW_CFG) and Power Management Control Register (PMT_CTRL) is cleared and no writes to the

LAN9312 should be attempted. The operational flow of the EEPROM Loader can be seen in

Figure 10.14.

Table 10.7 EEPROM Contents Format Overview

EEPROM ADDRESS

DESCRIPTION

VALUE

EEPROM Valid Flag

A5h

MAC Address Low Word [7:0]

1st Byte on the Network

MAC Address Low Word [15:8]

2nd Byte on the Network

MAC Address Low Word [23:16]

3rd Byte on the Network

MAC Address Low Word [31:24]

4th Byte on the Network

MAC Address High Word [7:0]

5th Byte on the Network

MAC Address High Word [15:8]

6th Byte on the Network

Configuration Strap Values Valid Flag

A5h

8 - 11

Configuration Strap Values

See Table 10.8

Burst Sequence Valid Flag

A5h

Number of Bursts

See Section 10.2.4.5,

"Register Data"

14 and above

Burst Data

See Section 10.2.4.5,

"Register Data"

LAN9312 Datasheet(PDF) 149 Page - SMSC Corporation

LAN9312 Datasheet(HTML) 149 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL