S124 datasheet(46/107 Pages) RENESAS

46 / 107 page

R01DS0264EU0140 Rev.1.40

Page 46 of 107

Sep 3, 2024

S124 Datasheet

2. Electrical Characteristics

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory.

Note 2. The frequency accuracy of ICLK must be ±3.5% while programming or erasing the flash memory. Confirm the

frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the A/D converter is in use.

Note 4. See section 8, Clock Generation Circuit in Userʼs Manual for the relationship of frequencies between ICLK,

PCLKB, and PCLKD.

Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range of

guaranteed operation, see Table 2.22, Clock timing.

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for

programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz.

A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be ±3.5% while programming or erasing the flash memory. Confirm the

frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 4 MHz at 2.4 V or above and 1 MHz at below 2.4 V when the 14-bit A/D

converter is in use.

Note 4. See section 8, Clock Generation Circuit in Userʼs Manual for the relationship of frequencies between ICLK,

PCLKB, and PCLKD.

Note 5. The maximum value of operation frequency does not include internal oscillator errors. For details on the range of

guaranteed operation, see Table 2.22, Clock timing.

Note 1. Programming and erasing the flash memory is not possible.

Note 2. The 14-bit A/D converter cannot be used.

Note 3. See section 8, Clock Generation Circuit in Userʼs Manual for the relationship between ICLK, PCLKB, and PCLKD

frequencies.

Table 2.19

Operation frequency in low-speed mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter

Symbol

Min

Typ

Max

Unit

Operation

frequency

System clock (ICLK)*1, *2, *4

1.8 to 5.5 V

0.032768

MHz

Peripheral module clock (PCLKB)*4

1.8 to 5.5 V

Peripheral module clock (PCLKD)*3, *4

1.8 to 5.5 V

Table 2.20

Operation frequency in low-voltage mode

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter

Symbol

Min

Typ

Max

Unit

Operation

frequency

System clock (ICLK)*1, *2, *4

1.6 to 5.5 V

0.032768

MHz

Peripheral module clock (PCLKB)*4

1.6 to 5.5 V

Peripheral module clock (PCLKD)*3, *4

1.6 to 5.5 V

Table 2.21

Operation frequency in Subosc-speed mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V

Parameter

Symbol

Min

Typ

Max

Unit

Operation

frequency

System clock (ICLK)*1, *3

1.8 to 5.5 V

27.8528

32.768

37.6832

kHz

Peripheral module clock (PCLKB)*3

1.8 to 5.5 V

37.6832

Peripheral module clock (PCLKD)*2, *3

1.8 to 5.5 V

37.6832

S124 Datasheet(PDF) 46 Page - Renesas Technology Corp

S124 Datasheet(HTML) 46 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL