DSP56301 datasheet(13/124 Pages) FREESCALE

13 / 124 page

Interrupt and Mode Control

DSP56301 Technical Data, Rev. 10

Freescale Semiconductor

1-9

1.6 Interrupt and Mode Control

The interrupt and mode control signals select the chip’s operating mode as it comes out of hardware reset. After

RESET

is deasserted, these inputs are hardware interrupt request lines.

Table 1-9.

Interrupt and Mode Control

Signal Name

Type

State During

Reset

Signal Description

MODA

IRQA

Input

Mode Select A

Selects the initial chip operating mode during hardware reset and becomes a

level-sensitive or negative-edge-triggered, maskable interrupt request input

IRQA during normal instruction processing. MODA, MODB, MODC, and

MODD select one of sixteen initial chip operating modes, latched into the OMR

when the RESET signal is deasserted.

External Interrupt Request A

Internally synchronized to CLKOUT. If IRQA is asserted synchronous to

CLKOUT, multiple processors can be re-synchronized using the WAIT

instruction and asserting IRQA to exit the Wait state. If the processor is in the

Stop stand-by state and IRQA is asserted, the processor exits the Stop state.

These inputs are 5 V tolerant.

MODB

IRQB

Input

Mode Select B

Selects the initial chip operating mode during hardware reset and becomes a

level-sensitive or negative-edge-triggered, maskable interrupt request input

IRQB during normal instruction processing. MODA, MODB, MODC, and

MODD select one of sixteen initial chip operating modes, latched into the OMR

when the RESET signal is deasserted.

External Interrupt Request B

Internally synchronized to CLKOUT. If IRQB is asserted synchronous to

CLKOUT, multiple processors can be re-synchronized using the WAIT

instruction and asserting IRQB to exit the Wait state. If the processor is in the

Stop stand-by state and IRQC is asserted, the processor will exit the Stop

state.

These inputs are 5 V tolerant.

MODC

IRQC

Input

Mode Select C

Selects the initial chip operating mode during hardware reset and becomes a

level-sensitive or negative-edge-triggered, maskable interrupt request input

IRQC during normal instruction processing. MODA, MODB, MODC, and

MODD select one of sixteen initial chip operating modes, latched into the OMR

when the RESET signal is deasserted.

External Interrupt Request C

Internally synchronized to CLKOUT. If IRQC is asserted synchronous to

CLKOUT, multiple processors can be re-synchronized using the WAIT

instruction and asserting IRQC to exit the Wait state. If the processor is in the

Stop stand-by state and IRQC is asserted, the processor exits the Stop state.

These inputs are 5 V tolerant.

DSP56301 Datasheet(PDF) 13 Page - Freescale Semiconductor, Inc

DSP56301 Datasheet(HTML) 13 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL