FoLD

Fo/LD OUTPUT STATE

0

1

0

x

Aux Lock Detect

0

1

1

X

Main “and” Aux Lock Detect

1

0

0

X

Main Reference Counter Output

1

0

1

X

Aux Reference Counter Output

1

1

0

X

Main Programmable Counter Output

1

1

1

X

Aux Programmable Counter Output

Note 16: See section 2.5.3 for AUX_R[14] description.

2.5.1

Lock Detect Digital Filter

The Lock Detect Digital Filter compares the difference between the phase of the inputs of the phase detector to a RC generated

delay of approximately 15 ns. To enter the locked state (Lock = HIGH) the phase error must be less than the 15 ns RC delay for

4 consecutive reference cycles. Once in lock (Lock = HIGH), the RC delay is changed to approximately 30 ns. To exit the locked

state (Lock = LOW), the phase error must become greater than the 30 ns RC delay. When the PLL is in the powerdown mode,

Lock is forced LOW. A flow chart of the digital filter is shown below.

10012916

www.national.com

12