Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TDA7505 Datasheet(PDF) 22 Page - STMicroelectronics

Part # TDA7505
Description  Car radio DSP for advanced signal processing
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7505 Datasheet(HTML) 22 Page - STMicroelectronics

Back Button TDA7505 Datasheet HTML 18Page - STMicroelectronics TDA7505 Datasheet HTML 19Page - STMicroelectronics TDA7505 Datasheet HTML 20Page - STMicroelectronics TDA7505 Datasheet HTML 21Page - STMicroelectronics TDA7505 Datasheet HTML 22Page - STMicroelectronics TDA7505 Datasheet HTML 23Page - STMicroelectronics TDA7505 Datasheet HTML 24Page - STMicroelectronics TDA7505 Datasheet HTML 25Page - STMicroelectronics TDA7505 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 38 page
background image
Electrical specifications
TDA7505
22/38
4.10
DRAM/SRAM interface (EMI)
4.11
Debug port interface
tF
Fall time of both SDA and SCL
signals
Cb in pF
–
300
20+0.1Cb
300
ns
tSU;STO
Set-up time for STOP condition
4
–
0.6
–
ms
tSU:DAT
Data set-up time
250
–
100
–
ns
Cb
Capacitive load for each bus line
–
400
–
400
pF
Table 15.
I2C Timing (continued)
Symbol
Parameter
Test
condition
Standard mode
I2C bus
Fast mode I2C bus
Unit
Min.
Max.
Min.
Max.
Table 16.
DRAM timing
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Tacc0
Fast DRAM access time
EDTM=0, 16 bit word
17
Tdsp
Tacc0
Fast DRAM access time
EDTM=0, 24 bit word
23
Tdsp
Tacc1
Slow DRAM access time
EDTM=1, 16 bit word
24
Tdsp
Tacc1
Slow DRAM access time
EDTM=1, 24 bit word
32
Tdsp
Table 17.
DRAM refresh period
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Tref
DRAM refresh period
469
782
Tdsp
Table 18.
SRAM Timing
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Tacc
SRAM access time
2
9
Tdsp
Table 19.
Debug port interface
No.
Characteristics (Fdsp = 75MHz)
Min.
Max.
Unit
1
DBCK rise time
2
ns
2
DBCK fall time
2
ns
3
DBCK low
40
ns
4
DBCK high
40
ns
5
DBCK cycle time
200
ns
6
DBRQN asserted to DBOUT (ACK) asserted
5*TDSP
ns
7
DBCK high to DBOUT valid
40
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com