Electronic Components Datasheet Search
  English  ▼

X  

HD64F36074G Datasheet(PDF) 21 Page - Renesas Technology Corp

Part # HD64F36074G
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series
PDF  564 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36074G Datasheet(HTML) 21 Page - Renesas Technology Corp

Back Button HD64F36074G Datasheet HTML 17Page - Renesas Technology Corp HD64F36074G Datasheet HTML 18Page - Renesas Technology Corp HD64F36074G Datasheet HTML 19Page - Renesas Technology Corp HD64F36074G Datasheet HTML 20Page - Renesas Technology Corp HD64F36074G Datasheet HTML 21Page - Renesas Technology Corp HD64F36074G Datasheet HTML 22Page - Renesas Technology Corp HD64F36074G Datasheet HTML 23Page - Renesas Technology Corp HD64F36074G Datasheet HTML 24Page - Renesas Technology Corp HD64F36074G Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 564 page
background image
Rev. 3.00 Sep. 10, 2007 Page xxi of xxxii
Figures
Section 1 Overview
Figure 1.1 Block Diagram of H8/36079 Group and H8/36077 Group ........................................... 4
Figure 1.2 Pin Arrangement of H8/36079 Group and
H8/36077 Group (FP-64K, FP-64A) ............................................................................ 5
Section 2 CPU
Figure 2.1 Memory Map............................................................................................................... 11
Figure 2.2 CPU Registers ............................................................................................................. 12
Figure 2.3 Usage of General Registers .........................................................................................13
Figure 2.4 Relationship between Stack Pointer and Stack Area ................................................... 14
Figure 2.5 General Register Data Formats (1).............................................................................. 16
Figure 2.5 General Register Data Formats (2).............................................................................. 17
Figure 2.6 Memory Data Formats................................................................................................. 18
Figure 2.7 Instruction Formats...................................................................................................... 29
Figure 2.8 Branch Address Specification in Memory Indirect Mode ........................................... 33
Figure 2.9 On-Chip Memory Access Cycle.................................................................................. 36
Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)..................................... 37
Figure 2.11 CPU Operation States................................................................................................ 38
Figure 2.12 State Transitions ........................................................................................................ 39
Figure 2.13 Example of Timer Configuration with Two Registers
Allocated to Same Address....................................................................................... 40
Section 3 Exception Handling
Figure 3.1 Reset Sequence............................................................................................................ 57
Figure 3.2 Stack Status after Exception Handling ........................................................................ 59
Figure 3.3 Interrupt Sequence....................................................................................................... 61
Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure .............. 62
Section 4 Address Break
Figure 4.1 Block Diagram of Address Break................................................................................ 63
Figure 4.2 Address Break Interrupt Operation Example (1)......................................................... 68
Figure 4.2 Address Break Interrupt Operation Example (2)......................................................... 69
Section 5 Clock Pulse Generator
Figure 5.1 Block Diagram of Clock Pulse Generator ................................................................... 71
Figure 5.2 State Transition of System Clock ................................................................................ 79
Figure 5.3 Flowchart of Clock Switching with Backup Function Enabled................................... 80
Figure 5.4 Flowchart of Clock Switching with Backup Function Disabled (1)
(From On-Chip Oscillator Clock to External Clock) ................................................. 81



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com