 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
SH7052 Datasheet(PDF) 588 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7052 Datasheet(HTML) 588 Page - Renesas Technology Corp |
|
|
588 / 919 page  562 16.1.3 Pin Configuration Table 16.1 summarizes the A/D converter’s input pins. There are 16 analog input pins, AN0 to AN15. The 12 pins AN0 to AN11 are A/D0 analog inputs, divided into three groups: AN0 to AN3 (group 0), AN4 to AN7 (group 1), and AN8 to AN11 (group 2). The 4 pins AN12 to AN15 are A/D1 analog inputs, which is one group: AN12 to AN15 (group 3). The ADTRG0 pin is used to provide A/D conversion start timing from off-chip. When a low level is applied to one of these pins, A/D0 or A/D1 starts conversion. The AV CC and AVSS pins are power supply voltage pins for the analog section in A/D converter modules A/D0 and A/D1. The AV ref pin is the A/D converter module A/D0 and A/D1 reference voltage pin. To maintain chip reliability, ensure that AV CC = 5 V ±0.5 V and AVSS = VSS during normal operation, and never leave the AV CC and AVSS pins open, even when the A/D converter is not being used. The voltage applied to the analog input pins should be in the range AV SS ≤ ANn ≤ AVref. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
