SH7243 datasheet(176/1726 Pages) RENESAS

Part #	SH7243

Description	Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family

PDF	1726 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

176 / 1726 page

Section 6 Interrupt Controller (INTC)

Rev. 1.00 Jun. 26, 2008 Page 146 of 1692

REJ09B0393-0100

Notes: The interrupt source flag should be cleared in the interrupt handler. After clearing the

interrupt source flag, "time from occurrence of interrupt request until interrupt controller

identifies priority, compares it with mask bits in SR, and sends interrupt request signal to

CPU" shown in table 6.5 is required before the interrupt source sent to the CPU is actually

cancelled. To ensure that an interrupt request that should have been cleared is not

inadvertently accepted again, read the interrupt source flag after it has been cleared, and

then execute an RTE instruction.

* Interrupt requests that are designated as edge-sensing are held pending until the

interrupt requests are accepted. IRQ interrupts, however, can be cancelled by accessing

the IRQ interrupt request register (IRQRR). For details, see section 6.4.4, IRQ

Interrupts.

Interrupts held pending due to edge-sensing are cleared by a power-on reset.

SH7243 Datasheet(PDF) 176 Page - Renesas Technology Corp