SH7243 datasheet(324/1726 Pages) RENESAS

324 / 1726 page

Section 9 Bus State Controller (BSC)

Rev. 1.00 Jun. 26, 2008 Page 294 of 1692

REJ09B0393-0100

Bit

Bit Name

Initial

Value

R/W

Description

17, 16

A2COL[1:0]

R/W

Number of Bits of Column Address for Area 2

Specify the number of bits of column address for

area 2.

00: 8 bits

01: 9 bits

10: 10 bits

11: Reserved (setting prohibited)

15, 14



All 0

Reserved

These bits are always read as 0. The write value

should always be 0.

DEEP

R/W

Deep Power-Down Mode

This bit is valid for low-power SDRAM. If the RFSH or

RMODE bit is set to 1 while this bit is set to 1, the deep

power-down entry command is issued and the low-

power SDRAM enters deep power-down mode.

0: Self-refresh mode

1: Deep power-down mode

SLOW

R/W

Low-Frequency Mode

Specifies the output timing of command, address, and

write data for SDRAM and the latch timing of read data

from SDRAM. Setting this bit makes the hold time for

command, address, write and read data extended for

half cycle (output or read at the falling edge of CK).

This mode is suitable for SDRAM with low-frequency

clock.

0: Command, address, and write data for SDRAM is

output at the rising edge of CK. Read data from

SDRAM is latched at the rising edge of CK.

1: Command, address, and write data for SDRAM is

output at the falling edge of CK. Read data from

SDRAM is latched at the falling edge of CK.

RFSH

R/W

Refresh Control

Specifies whether or not the refresh operation of the

SDRAM is performed.

0: No refresh

1: Refresh

SH7243 Datasheet(PDF) 324 Page - Renesas Technology Corp

SH7243 Datasheet(HTML) 324 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL