 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 378 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 378 Page - Renesas Technology Corp |
|
|
378 / 940 page  CLOCK GENERATING CIRCUIT 7733 Group User’s Manual 14–15 14.3 Clock control 14.3.4 Clock prescaler reset The clock prescaler, which divides a sub clock by 32, is reset by writing “1” to the clock prescaler reset bit (bit 7 at address 6F16). By this function, the count source (fC32) error immediately after the clock timer starts counting can be held down. Figure 14.3.10 shows the operation timing of the clock prescaler and timer B2. Figure 14.3.10 Operation timing of clock prescaler and timer B2 Clock prescaler reset bit write pulse XCIN Clock timer clock source fC32 Timer B2 count value Timer B2 count start flag XCIN divided by 31 (Note) n (Set value) n—1 The above is applied when the main clock is selected as the system clock, in other words, when the system clock selection bit (CM3) = “0.” Note: Only in this period, XCIN divided by 31 is selected. After this period, XCIN divided by 32 is selected. XCIN divided by 32 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
