Electronic Components Datasheet Search
  English  ▼

X  

7733 Datasheet(PDF) 94 Page - Renesas Technology Corp

Part # 7733
Description  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 Datasheet(HTML) 94 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 90Page - Renesas Technology Corp 7733 Datasheet HTML 91Page - Renesas Technology Corp 7733 Datasheet HTML 92Page - Renesas Technology Corp 7733 Datasheet HTML 93Page - Renesas Technology Corp 7733 Datasheet HTML 94Page - Renesas Technology Corp 7733 Datasheet HTML 95Page - Renesas Technology Corp 7733 Datasheet HTML 96Page - Renesas Technology Corp 7733 Datasheet HTML 97Page - Renesas Technology Corp 7733 Datasheet HTML 98Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 940 page
background image
7733 Group User's Manual
4–15
INTERRUPTS
INTACK sequence
: CPU’s standard clock
: High-order 8 bits of CPU address bus
: Middle-order 8 bits of CPU address bus
: Low-order 8 bits of CPU address bus
: Data bus for CPU’s odd address
: Data bus for CPU’s even address
qWhen stack pointer (S)’s contens is even
CPU
AP
AH
AL
DH
DL
PG
PCH
00
00
00
00
00
00
00
00
00
00
FF16
ADH
PCH
PSH
PCL
PG
PSL
ADH
ADL
PCL
00
!!16
DH
AP
AH
Interrupt disable
flag (I)
CPU
DL
AL
ADL
00
([S]–1)H ([S]–2)H ([S]–3)H ([S]–4)H ([S]–5)H ([S]–5)H
[S]H
([S]–1)L ([S]–2)L ([S]–3)L ([S]–4)L ([S]–5)L ([S]–5)L
[S]L
Op-code
Op-code
FF16
!!16
[S]
!!16
ADH
ADL
: Contents of stack pointer (S)
: Low-order 8 bits of vector address
: Contents of vector address (High-order address)
: Contents of vector address (Low-order address)
: Not used
Fig. 4.7.2 INTACK sequence’s timing
Table 4.7.1 Change in IPL at acceptance of interrupt request
Change in IPL
Level 0 (0002) is set.
Level 7 (1112) is set.
Not changed
Not changed
Accepted interrupt’s priority level is set.
Interrupt source
Reset
Watchdog timer interrupt
Zero division interrupt
BRK instruction interrupt
Other interrupts
4.7 How interrupts are processed
4.7.1 Change in IPL at acceptance of interrupt request
When an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set to the
processor interrupt priority level (IPL). This operation makes the processing for multiple interrupts easy.
(Refer to section “4.9 Multiple interrupts.”
At reset or when a watchdog timer interrupt or software interrupt is accepted, a value listed in Table 4.7.1
is set into IPL.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com