| Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 798 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 798 Page - Renesas Technology Corp |
|
798 / 940 page ![]() APPENDIX 7735 Group User’s Manual 21-10 Oscillation circuit control register 1 2: Because this bit is “1” at reset, clear this bit to “0” with the initial setting program after reset. 3: The case where data “010101012” is written with the procedure shown below is not included. 4: For the 7733 Group, refer to Figure 14.3.3 in part 1. Bit Bit name Functions At reset RW 0 1 2 3 4 5 6 7 Main clock division selection bit Sub clock external input selection bit Must be fixed to “0” in the one time PROM and EPROM versions (Notes 1 and 2). Must be fixed to “0” (Note 3). Clock prescaler reset bit 0 0 0 0 Undefined 0 0 Oscillation circuit control register 1 (address 6F16) 0: Sub-clock oscillation circuit is operating by itself. Pin P76 functions as pin XCOUT. Watchdog timer is used when terminating stop mode. 1: Sub clock is input from the external. Pin P76 functions as a programmable I/O port. Watchdog timer is not used when terminating stop mode. RW RW RW RW WO — — Not implemented. Not implemented. b1 b0 b2 b3 b4 b5 b6 b7 Notes 1: When writing to this register, follow the procedure shown below. By writing “1” to this bit, clock prescaler is initialized. RW 1 (Note 4) 0 Undefined Main clock external input selection bit 0: Main clock is divided by 2. 1: Main clock is not divided by 2. 0: Main-clock oscillation circuit is operating by itself. Watchdog timer is used when terminating stop mode. 1: Main clock is input from the external. Watchdog timer is not used when terminating stop mode. Must be fixed to “0” in the mask ROM and external ROM versions (Note 1). (Note 1) (Note 1) (Note 1) 0 Write data “010101012.”(LDM instruction) • When writing to bits 0 to 3 Write data “00000XXX2.” (LDM instruction) Next instruction (b2 to b0 in the above Figure) Write data “8016.” (LDM instruction) • When performing clock prescaler reset Appendix 3. Control registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |