7733 datasheet(923/940 Pages) RENESAS

923 / 940 page

APPENDIX

7736 Group User’s Manual

20-11

Appendix 3. Control registers

Oscillation circuit control register 1

Bit

Bit name

Functions

At reset

Main clock division selection bit

Sub clock external input selection bit

Must be fixed to “0” (Note 2).

Clock prescaler reset bit

Undefined

Oscillation circuit control register 1 (address 6F16)

0: Sub-clock oscillation circuit is operating

by itself. Pin P76 functions as pin XCOUT.

Watchdog timer is used when terminating

stop mode.

1: Sub clock is input from the external.

Pin P76 functions as a programmable

I/O port. Watchdog timer is not used when

terminating stop mode.

—

Not implemented.

Notes 1: When writing to this register, follow the procedure shown in Figure 10.2.3.

By writing “1” to this bit, clock prescaler is

initialized.

Undefined

Main clock external input selection bit

0: Main clock is divided by 2.

1: Main clock is not divided by 2.

0: Main-clock oscillation circuit is operating by

itself. Watchdog timer is used when

terminating stop mode.

1: Main clock is input from the external.

Watchdog timer is not used when

terminating stop mode.

This bit is ignored.

2: The case where data “010101012” is written with the procedure shown in Figure 10.2.3

is not included.

(Note 1)

Write data “010111012.” (LDM instruction)

• When writing to bits 0 to 3

Write data “00000XXX2.” (LDM instruction)

Next instruction

(b2 to b0 in Figure 10.2.2)

Write data “8016.” (LDM instruction)

• When performing clock prescaler reset

7733 Datasheet(PDF) 923 Page - Renesas Technology Corp

7733 Datasheet(HTML) 923 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL