| Electronic Components Datasheet Search |
|
7733 Datasheet(PDF) 200 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 Datasheet(HTML) 200 Page - Renesas Technology Corp |
|
200 / 940 page ![]() TIMER B 7733 Group User’s Manual 7–37 7.6 Clock timer 7.6.1 Setting for clock timer Figure 7.6.3 shows an initial setting example for registers related to the clock timer. Note that when using interrupts, setting for enabling interrupts is required. For details, refer to chapter “4. INTERRUPTS.” Fig. 7.6.3 Initial setting example for registers related to clock timer Counting is started. b7 b0 Selection of the clock timer Oscillation circuit control register 0 (address 6C16) Setting of the count start flag to “1” b7 b0 Count start flag (address 4016) Timer B2 count start flag Setting of the interrupt priority level b7 b0 Timer B2 interrupt control register (address 7C16) Interrupt priority level selection bits When using interrupts, one of levels 1 to 7 must be set. When disabling interrupts, level 0 must be set. Initialization of the clock prescaler By using LDM instruction, write value “8016” to address 6F16. 1: XCIN–XCOUT selected (Sub clock used) Note: After oscillation of an oscillator connected to the sub-clock oscillation circuit is stabilized, set the count start flag to “1.” Port-Xc selection bit 1 1 0 1 0 b7 b0 Timer B2 mode register (address 5D16) g Counter divides the count source frequency by (n + 1). b7 b0 b7 b0 Setting of the division ratio Values 000016 to FFFF16 (n) can be set. (b15) (b8) Timer B2 register (addresses 5516 and 5416) X X: It may be “0” or “1.” XX 1 b7 b0 Selection of the clock timer Oscillation circuit control register 0 (address 6C16) Port-Xc selection bit 0: Ports P77 and P76 selected (Sub clock not used) 0 1 0 1 0 b7 b0 Timer B2 mode register (address 5D16) X X: It may be “0” or “1.” XX When using sub clock (Xc) b7 b0 Port function control register (address 6D16) Sub-clock output selection bit/Timer B2 clock source selection bit Timer B2 (Event counter mode) clock source selection 1: Main clock divided by 32 1 When not using sub clock (Xc) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |