4513 datasheet(154/210 Pages) RENESAS

154 / 210 page

APPLICATION

2.5 A-D converter

2-51

4513/4514 Group User’s Manual

2.5.2 A-D converter application examples

(1)

A-D conversion mode

Outline: Analog input signal from a sensor can be converted into digital values.

Specifications: Analog voltage values from a sensor is converted into digital values by using a 10-

bit successive comparison method. Use the AIN0 pin for this analog input.

Figure 2.5.2 shows the A-D conversion mode setting example.

Fig. 2.5.2 A-D conversion mode setting example

Disable Interrupts

A-D interrupt is temporarily disabled.

Interrupt enable flag INTE

Interrupt control register V2

“0”

All interrupts disabled (DI instruction)

A-D interrupt occurrence disabled

(TV2A instruction)

Set A-D Converter

A-D conversion mode is selected to A-D operation mode.

Analog input pin AIN0 is selected.

A-D control register Q2

A-D conversion mode selected (TQ2A instruction)

AIN0 selected (TQ1A instruction)

A-D control register Q1

0 0

Clear Interrupt Request

A-D interrupt activated condition is cleared.

A-D conversion completion flag ADF “0”

A-D conversion interrupt activated condition cleared

(SNZAD instruction)

Note when the interrupt request is cleared

When is executed, considering the skip of the next instruction according to the

flag ADF, insert the NOP instruction after the SNZAD instruction.

When interrupt is

not used

When interrupt is used

Set Interrupt

Interrupts except A-D conversion is

enabled (EI instruction)

Set Interrupt

A-D conversion interrupt temporarily disabled is enabled.

!! !

Interrupt control register V2

A-D interrupt occurrence enabled

(TV2A instruction)

Interrupt enable flag INTE

“1”

All interrupts enabled

(EI instruction)

Start A-D Conversion

A-D conversion operation is started (ADST instruction).

When interrupt is not used

When interrupt is used

Check A-D Interrupt Request

A-D conversion completion flag is

checked (SNZAD instruciton)

A-D Conversion Interrupt Occur

Execute A-D Conversion

High-order 8 bits of register AD

→ register A and register B (TABAD instruction)

Low-order 2 bits of register AD

→ high-order 2 bits of register A (TALA instruction)

“0” is set to low-order 2 bits of register A

“!”: it can be “0” or “1.”

When A-D conversion is executed by the same channel, to is repeated.

When A-D conversion is executed by the another channel, to is repeated.

4513 Datasheet(PDF) 154 Page - Renesas Technology Corp

4513 Datasheet(HTML) 154 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL