Electronic Components Datasheet Search
  English  ▼

X  

H83069RF Datasheet(PDF) 185 Page - Renesas Technology Corp

Part # H83069RF
Description  Renesas 16-Bit Single-Chip Microcomputer
PDF  1003 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H83069RF Datasheet(HTML) 185 Page - Renesas Technology Corp

Back Button H83069RF Datasheet HTML 181Page - Renesas Technology Corp H83069RF Datasheet HTML 182Page - Renesas Technology Corp H83069RF Datasheet HTML 183Page - Renesas Technology Corp H83069RF Datasheet HTML 184Page - Renesas Technology Corp H83069RF Datasheet HTML 185Page - Renesas Technology Corp H83069RF Datasheet HTML 186Page - Renesas Technology Corp H83069RF Datasheet HTML 187Page - Renesas Technology Corp H83069RF Datasheet HTML 188Page - Renesas Technology Corp H83069RF Datasheet HTML 189Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 185 / 1003 page
background image
Rev. 5.0, 09/04, page 163 of 978
6.5.10
Burst Operation
With DRAM, in addition to full access (normal access) in which data is accessed by outputting a
row address for each access, a fast page mode is also provided which can be used when making a
number of consecutive accesses to the same row address. This mode enables fast (burst) access of
data by simply changing the column address after the row address has been output. Burst access
can be selected by setting the BE bit to 1 in DRCRA.
Burst Access (Fast Page Mode) Operation Timing: Figure 6.22 shows the operation timing for
burst access. When there are consecutive access cycles for DRAM space, the column address and
CAS signal output cycles (two states) continue as long as the row address is the same for
consecutive access cycles. In burst access, too, the bus cycle can be extended by inserting wait
states between T
c1 and Tc2.
The wait state insertion method and timing are the same as for full
access: see section 6.5.8, Wait Control, for details.
The row address used for the comparison is determined by the bus width of the relevant area set in
bits MXC1 and MXC0 in DRCRB, and in ABWCR. Table 6.9 shows the compared row addresses
corresponding to the various settings of bits MXC1 and MXC0, and ABWCR.
A23 to A0
φ
CSn(RAS)
AS
Tp
Tr
Tc2
(
UCAS /LCAS)
PB4/PB5
RD(WE)
D15 to D0
(
UCAS/LCAS)
PB4/PB5
Tc2
Tc1
Tc1
D15 to D0
RD(WE)
Note: n = 2 to 5
Read access
Write access
Row
Column 1
Column 2
High level
Figure 6.22 Operation Timing in Fast Page Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com