Electronic Components Datasheet Search
  English  ▼

X  

AD1937WBSTZ Datasheet(PDF) 30 Page - Analog Devices

Part # AD1937WBSTZ
Description  Four ADCs/Eight DACs with PLL, 192 kHz, 24-Bit Codec
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1937WBSTZ Datasheet(HTML) 30 Page - Analog Devices

Back Button AD1937WBSTZ Datasheet HTML 26Page - Analog Devices AD1937WBSTZ Datasheet HTML 27Page - Analog Devices AD1937WBSTZ Datasheet HTML 28Page - Analog Devices AD1937WBSTZ Datasheet HTML 29Page - Analog Devices AD1937WBSTZ Datasheet HTML 30Page - Analog Devices AD1937WBSTZ Datasheet HTML 31Page - Analog Devices AD1937WBSTZ Datasheet HTML 32Page - Analog Devices AD1937WBSTZ Datasheet HTML 33Page - Analog Devices AD1937WBSTZ Datasheet HTML 34Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 36 page
background image
AD1937
Rev. 0 | Page 30 of 36
Table 28. DACxx Volume Controls Registers (Address 6 to Address 13, 0x06 to 0x0D)
Bit
Value
Function
Description
7:0
0
No attenuation
DAC volume control
1 to 254
−0.375 dB per step
255
Full attenuation
ADC CONTROL REGISTERS
Table 29. ADC Control 0 Register (Address 14, 0x0E)
Bit
Value
Function
Description
0
0
Normal
Power-down
1
Power down
1
0
Off
High-pass filter
1
On
2
0
Unmute
ADC1L mute
1
Mute
3
0
Unmute
ADC1R mute
1
Mute
4
0
Unmute
ADC2L mute
1
Mute
5
0
Unmute
ADC2R mute
1
Mute
7:6
00
32 kHz/44.1 kHz/48 kHz
Output sample rate
01
64 kHz/88.2 kHz/96 kHz
10
128 kHz/176.4 kHz/192 kHz
11
Reserved
Table 30. ADC Control 1 Register (Address 15, 0x0F)
Bit
Value
Function
Description
1:0
00
24 bits
Word width
01
20 bits
10
Reserved
11
16 bits
4:2
000
1 cycle (I2S mode)
ASDATA delay (BCLK periods)
001
0 (left-justified mode)
010
8 cycles (right-justified 24-bit mode)
011
12 cycles (right-justified 20-bit mode)
100
16 cycles (right-justified 16-bit mode)
101
Reserved
110
Reserved
111
Reserved
6:5
00
Stereo
Serial format
01
TDM single-line, standalone, and daisy-chain modes
10
TDM/AUX mode (ADC-, DAC-, TDM-coupled)
11
Reserved
7
0
Latch in midcycle (normal)
ABCLK active edge (TDM_IN)
1
Latch in at end of cycle (pipeline)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com