 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADS5482 Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5482 Datasheet(HTML) 6 Page - Texas Instruments |
|
|
6 / 42 page  ADS5481 ADS5482 ADS5483 SLAS565A – JUNE 2008 – REVISED NOVEMBER 2008................................................................................................................................................... www.ti.com ELECTRICAL CHARACTERISTICS (ADS5481, ADS5482, ADS5483) (continued) Typical values at TA = +25°C: minimum and maximum values over full temperature range TMIN = –40°C to TMAX = +85°C, sampling rate = max rated, 50% clock duty cycle, AVDD5 = 5 V, AVDD3 = 3.3 V, DVDD3 = 3.3 V, –1 dBFS differential input, and 3-VPP differential clock, unless otherwise noted. ADS5481 ADS5482 ADS5483 PARAMETER TEST CONDITIONS UNIT MIN TYP MAX MIN TYP MAX MIN TYP MAX fIN = 10 MHz 88 103 88 96 87 110 fIN = 30 MHz 88 100 88 98 87 100 HD3 Third-harmonic fIN = 70 MHz 93 91 96 dBc fIN = 100 MHz 92 90 88 fIN = 130 MHz 88 fIN = 10 MHz 88 98 88 98 87 97 fIN = 30 MHz 88 97 88 98 87 97 Worst harmonic/spur fIN = 70 MHz 96 97 98 dBc (other than HD2 and HD3) fIN = 100 MHz 96 94 97 fIN = 130 MHz 96 fIN = 10 MHz 85 96 85 95 84 97 fIN = 30 MHz 85 94 85 95 84 94 THD Total harmonic distortion fIN = 70 MHz 93 88 91 dBc fIN = 100 MHz 88 92 86 fIN = 130 MHz 83 fIN = 10 MHz 77.8 80 77.8 79.5 75 77.9 fIN = 30 MHz 77.7 79.5 77.7 79.3 75 77.8 SINAD Signal-to-noise and distortion fIN = 70 MHz 78.9 78.2 77.4 dBc fIN = 100 MHz 77.8 78 76.6 fIN = 130 MHz 76 fIN1 = 29.5 MHz, fIN2 = 30.5 MHz, each at –7 dBFS, 103 101 100 worst spur IMD Two-tone SFDR dBFS fIN1 = 102 MHz, fIN2 = 103 MHz, each at –7 dBFS, 90 worst spur fIN = 10 MHz (from SINAD 12.63 13 12.63 12.9 12.16 12.64 in dBc) ENOB Effective number of bits Bits fIN = 30 MHz (from SINAD 12.61 12.9 12.61 12.88 12.16 12.63 in dBc) Analog inputs shorted RMS idle-channel noise 1.8 1.8 2.2 LSBrms together LVDS DIGITAL OUTPUTS Assumes a 100 Ω differential VOD Differential output voltage (±) load on each LVDS pair and 247 350 454 247 350 454 247 350 454 mV LVDS bias = 3.5 mA Common-mode output VOC 1.125 1.375 1.125 1.375 1.125 1.375 V voltage DIGITAL INPUTS VIH High level input voltage 2.0 2.0 2.0 V VIL Low level input voltage 0.8 0.8 0.8 V IIH High level input current PDWNF, PDWNS, DITHER 1 1 1 µA IIL Low level input current -1 -1 -1 µA Input capacitance 2 2 2 pF 6 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated Product Folder Link(s): ADS5481 ADS5482 ADS5483 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
