AT90USB646 datasheet(285/459 Pages) ATMEL

285 / 459 page

285

7593H–AVR–11/08

ATmega32U6/AT90USB64/128

• 7 - CFGOK - Configuration Status Flag

Set by hardware when the endpoint X size parameter (EPSIZE) and the bank parametrization

(EPBK) are correct compared to the max FIFO capacity and the max number of allowed bank.

This bit is updated when the bit ALLOC is set.

If this bit is cleared, the user should reprogram the UECFG1X register with correct EPSIZE and

EPBK values.

• 6 - OVERFI - Overflow Error Interrupt Flag

Set by hardware when an overflow error occurs in an isochronous endpoint. An interrupt

(EPINTx) is triggered (if enabled).

See Section 22.15, page 276 for more details.

Shall be cleared by software. Setting by software has no effect.

• 5 - UNDERFI - Flow Error Interrupt Flag

Set by hardware when an underflow error occurs in an isochronous endpoint. An interrupt

(EPINTx) is triggered (if enabled).

See Section 22.15, page 276 for more details.

Shall be cleared by software. Setting by software has no effect.

• 4 - Reserved

The value read from these bits is always 0. Do not set these bits.

• 3-2 - DTSEQ1:0 - Data Toggle Sequencing Flag

Set by hardware to indicate the PID data of the current bank:

00b

Data0

01b

Data1

1xb

Reserved.

For OUT transfer, this value indicates the last data toggle received on the current bank.

For IN transfer, it indicates the Toggle that will be used for the next packet to be sent. This is not

relative to the current bank.

• 1-0 - NBUSYBK1:0 - Busy Bank Flag

Set by hardware to indicate the number of busy bank.

For IN endpoint, it indicates the number of busy bank(s), filled by the user, ready for IN transfer.

For OUT endpoint, it indicates the number of busy bank(s) filled by OUT transaction from the

host.

00b

All banks are free

Bit

7654

CFGOK

OVERFI

UNDERFI

DTSEQ1:0

NBUSYBK1:0

UESTA0X

Read/Write

R/W

Initial Value

0000

AT90USB646 Datasheet(PDF) 285 Page - ATMEL Corporation

AT90USB646 Datasheet(HTML) 285 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL