Electronic Components Datasheet Search
  English  ▼

X  

MX7705 Datasheet(PDF) 23 Page - Maxim Integrated Products

Part # MX7705
Description  16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MX7705 Datasheet(HTML) 23 Page - Maxim Integrated Products

Back Button MX7705 Datasheet HTML 19Page - Maxim Integrated Products MX7705 Datasheet HTML 20Page - Maxim Integrated Products MX7705 Datasheet HTML 21Page - Maxim Integrated Products MX7705 Datasheet HTML 22Page - Maxim Integrated Products MX7705 Datasheet HTML 23Page - Maxim Integrated Products MX7705 Datasheet HTML 24Page - Maxim Integrated Products MX7705 Datasheet HTML 25Page - Maxim Integrated Products MX7705 Datasheet HTML 26Page - Maxim Integrated Products MX7705 Datasheet HTML 27Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 33 page
background image
ZERO: (Default = 0) Zero Bit. This is a read-only bit.
Values written to this bit are ignored.
CLKDIS: (Default = 0) Clock-Disable Bit. Set CLKDIS =
1 to disable the clock when using a crystal or resonator
across CLKIN and CLKOUT. Set CLKDIS = 1 to disable
CLKOUT when using a CMOS clock source at CLKIN.
CLKOUT is held low during clock disable to save
power. Set CLKDIS = 0 to allow other devices to use
the output signal on CLKOUT as a clock source and/or
to enable the external oscillator.
CLKDIV: (Default = 0) Clock-Divider Control Bit. The
MX7705 has an internal clock divider. Set this bit to 1 to
divide the input clock by two. When this bit is set to 0, the
MX7705 operates at the external oscillator frequency.
CLK: (Default = 1) Clock Bit. Set CLK = 1 for fCLKIN =
2.4576MHz with CLKDIV = 0, or 4.9152MHz with
CLKDIV = 1.
16-Bit, Low-Power, 2-Channel,
Sigma-Delta ADC
______________________________________________________________________________________
23
Table 6. Communications Register
FIRST BIT (MSB)
(LSB)
FUNCTION
COMMUNICATION
START/DATA READY
REGISTER SELECT
READ/WRITE
SELECT
POWER-DOWN
MODE
CHANNEL SELECT
Name
0/
DRDY
RS2
RS1
RS0
R/
W
PD
CH1
CH0
Defaults
0
0
0
0
0
0
0
0
Table 7. Register Selection
RS2
RS1
RS0
REGISTER
POWER-ON RESET STATUS
REGISTER SIZE (BITS)
0
0
0
Communications Register
0x00
8
0
0
1
Setup Register
0x01
8
0
1
0
Clock Register
0x05
8
0
1
1
Data Register
N/A
16
1
0
0
Test Register*
N/A
8
1
0
1
No Operation
—
—
1
1
0
Offset Register
0x1F 40 00
24
1
1
1
Gain Register
0x57 61 AB
24
Table 8. Channel Selection
CH1
CH0
AIN+
AIN-
OFFSET/GAIN
REGISTER PAIR
0
0
AIN1+
AIN1-
0
0
1
AIN2+
AIN2-
1
1
0
AIN1-
AIN1-
0
1
1
AIN1-
AIN2-
2
*
The test register is used for factory testing only.
Table 9. Setup Register
FIRST BIT (MSB)
(LSB)
FUNCTION
MODE CONTROL
PGA GAIN CONTROL
BIPOLAR/UNIPOLAR
MODE
BUFFER ENABLE
FSYNC
Name
MD1
MD0
G2
G1
G0
B/U
BUF
FSYNC
Defaults
0
0
0
0
0
0
0
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com