Electronic Components Datasheet Search
  English  ▼

X  

IMX35 Datasheet(PDF) 31 Page - Freescale Semiconductor, Inc

Part # IMX35
Description  i.MX35 Applications Processors for Industrial and Consumer Products
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

IMX35 Datasheet(HTML) 31 Page - Freescale Semiconductor, Inc

Back Button IMX35 Datasheet HTML 27Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 28Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 29Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 30Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 31Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 32Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 33Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 34Page - Freescale Semiconductor, Inc IMX35 Datasheet HTML 35Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 148 page
background image
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 6
Freescale Semiconductor
31
4.9.3
DPLL Electrical Specifications
There are three PLLs inside the i.MX35, all based on the same PLL design. The reference clock for these
PLLs is normally generated from an external 24-MHz crystal connected to an internal oscillator via
EXTAL24M and XTAL24 pins. It is also possible to connect an external 24-MHz clock directly to
EXTAL24M, bypassing the internal oscillator.
DPLL specifications are listed in Table 26.
4.9.4
Embedded Trace Macrocell (ETM) Electrical Specifications
ETM is an ARM protocol. The timing specifications in this section are given as a guide for a test point
access (TPA) that supports TRACECLK frequencies up to 133 MHz.
Figure 9 depicts the TRACECLK timings of ETM, and Table 27 lists the timing parameters.
Figure 9. ETM TRACECLK Timing Diagram
CS10
MISO hold time
tHmiso
5—
ns
CS11
SPI_RDY setup time
tSDRY
5—
ns
Table 26. DPLL Specifications
Parameter
Min.Typ.Max.
Unit
Comments
Reference clock frequency
10
24
100
MHz
Max. allowed reference clock phase noise
—
—
0.03
0.01
0.15
2 Tdck1
1 There are two PLL are used in the i.MX35, MPLL and PPLL. Both are based on same DPLL design.
Fmodulation < 50 kHz
50 kHz < Fmodulation 300 Hz
Fmodulation > 300 KHz
Frequency lock time (FOL mode or non-integer MF)
—
—
80
μs—
Phase lock time
—
—
100
μs—
Max. allowed PL voltage ripple
—
—
150
100
150
mV
Fmodulation < 50 kHz
50 kHz < Fmodulation 300 Hz
Fmodulation > 300 KHz
Table 25. CSPI Interface Timing Parameters (continued)
ID
Parameter
Symbol
Min.
Max.
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com