Electronic Components Datasheet Search
  English  ▼

X  

AT89LP6440 Datasheet(PDF) 137 Page - ATMEL Corporation

Part # AT89LP6440
Description  8-bit Microcontroller with 64K Bytes In-System Programmable Flash
PDF  194 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LP6440 Datasheet(HTML) 137 Page - ATMEL Corporation

Back Button AT89LP6440 Datasheet HTML 133Page - ATMEL Corporation AT89LP6440 Datasheet HTML 134Page - ATMEL Corporation AT89LP6440 Datasheet HTML 135Page - ATMEL Corporation AT89LP6440 Datasheet HTML 136Page - ATMEL Corporation AT89LP6440 Datasheet HTML 137Page - ATMEL Corporation AT89LP6440 Datasheet HTML 138Page - ATMEL Corporation AT89LP6440 Datasheet HTML 139Page - ATMEL Corporation AT89LP6440 Datasheet HTML 140Page - ATMEL Corporation AT89LP6440 Datasheet HTML 141Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 137 / 194 page
background image
137
3706A–MICRO–9/09
AT89LP6440 - Preliminary
Figure 20-5. Equivalent Analog Output Model
20.3
Clock Selection
The DADC requires a clock of 2 MHz or less to achieve full resolution. By default the DADC will
use an internal 2 MHz clock generated from the 8 MHz internal oscillator. The internal oscillator
will be enabled even if it is not supplying the system clock. This may result in higher power con-
sumption. Conversely, the DADC clock can be generated directly from the system clock using a
7-bit prescaler. The prescaler output is controlled by the ACK bits in DADC as shown in Figure
20-6.
In ADC mode, there are no requirements on the clock frequency with respect to the system
clock. The ADC prescaler selection is independent of the system clock divider and the ADC may
operate at both higher or lower frequencies than the CPU. However, in DAC mode the ADC
clock frequency must not be higher than the CPU clock, including any clock division from the
system clock.
Figure 20-6. DADC Clock Selection
20.4
Starting a Conversion
Setting the GO/BSY bit (DADC.6) when ADCE = 1 starts a single conversion in both ADC and
DAC modes. The bit remains set while the conversion is in progress and is cleared by hardware
when the conversion completes. The ADC channel should not be changed while a conversion is
in progress.
Alternatively, a conversion can be started automatically by various timer sources. Conversion
trigger sources are selected by the TRG bits in DADI. A conversion is started every time the
selected timer overflows, allowing for conversions to occur at fixed intervals. The GO/BSY bit will
DAn
VOUT
ROUT =
100 k
Ω
CPIN =
10 pF
AVDD/2
7-BIT ADC PRESCALER
ADC CLOCK SOURCE
CK
ACK0
ACK1
ACK2
INTERNAL
8MHz OSC
÷ 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com