| Electronic Components Datasheet Search |
|
ATmega88 Datasheet(PDF) 208 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
ATmega88 Datasheet(HTML) 208 Page - ATMEL Corporation |
|
208 / 340 page ![]() 208 7530H–AVR–02/09 ATmega48/88/168 Automotive 19.5 Overview of the TWI Module The TWI module is comprised of several submodules, as shown in Figure 19-9. All registers drawn in a thick line are accessible through the AVR data bus. Figure 19-9. Overview of the TWI Module 19.5.1 SCL and SDA Pins These pins interface the AVR TWI with the rest of the MCU system. The output drivers contain a slew-rate limiter in order to conform to the TWI specification. The input stages contain a spike suppression unit removing spikes shorter than 50 ns. Note that the internal pull-ups in the AVR pads can be enabled by setting the PORT bits corresponding to the SCL and SDA pins, as explained in the I/O Port section. The internal pull-ups can in some systems eliminate the need for external ones. Address Register (TWAR) Address Match Unit Address Comparator Control Unit Control Register (TWCR) Status Register (TWSR) State Machine and Status control SCL Slew-rate Control Spike Filter SDA Slew-rate Control Spike Filter Bit Rate Generator Bit Rate Register (TWBR) Prescaler Bus Interface Unit START / STOP Control Arbitration detection Ack Spike Suppression Address/Data Shift Register (TWDR) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |