Electronic Components Datasheet Search
  English  ▼

X  

MAX6621 Datasheet(PDF) 14 Page - Maxim Integrated Products

Part # MAX6621
Description  PECI-to-I2C Translator
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MAXIM [Maxim Integrated Products]
Direct Link  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

MAX6621 Datasheet(HTML) 14 Page - Maxim Integrated Products

Back Button MAX6621 Datasheet HTML 10Page - Maxim Integrated Products MAX6621 Datasheet HTML 11Page - Maxim Integrated Products MAX6621 Datasheet HTML 12Page - Maxim Integrated Products MAX6621 Datasheet HTML 13Page - Maxim Integrated Products MAX6621 Datasheet HTML 14Page - Maxim Integrated Products MAX6621 Datasheet HTML 15Page - Maxim Integrated Products MAX6621 Datasheet HTML 16Page - Maxim Integrated Products MAX6621 Datasheet HTML 17Page - Maxim Integrated Products MAX6621 Datasheet HTML 18Page - Maxim Integrated Products  
Zoom Inzoom in Zoom Outzoom out
 14 / 18 page
background image
specified register. These write and read transmissions
can be joined using a repeated START even though the
MAX6621 7-bit slave address needs to be present pre-
ceding the R/W bits.
Start and Stop Conditions
Both SCL and SDA remain high when the interface is
not busy. A master signals the beginning of a transmis-
sion with a START (S) condition by transitioning SDA
from high to low while SCL is high. When the master
has finished communicating with the slave, it issues a
STOP (P) condition by transitioning SDA from low to
high while SCL is high. The bus is then free for another
transmission (Figure 6).
Data Transfer and Acknowledge
One data bit is transferred during each clock pulse.
The data on SDA must remain stable while SCL is high
(Figure 7).
The acknowledge bit is a clocked 9th bit that the recipi-
ent uses to handshake receipt of each byte of data
(Figure 8). Thus, each byte transferred effectively
requires 9 bits. The master generates the 9th clock
pulse, and the recipient pulls down SDA during the
acknowledge clock pulse so that the SDA line is stable
low during the high period of the clock pulse. When the
master is transmitting to the MAX6621, the MAX6621
generates the acknowledge bit because the MAX6621
is the recipient. When the MAX6621 is transmitting to
the master, the master generates the acknowledge bit
because the master is the recipient.
Slave Address
The MAX6621 has a 7-bit long slave address (Figure 9).
The 8th bit following the 7-bit slave address is the R/W
bit. The R/W bit is low for a write command and high for
a read command.
PECI-to-I2C Translator
14
______________________________________________________________________________________
SDA
SCL
START
CONDITION
STOP
CONDITION
S
P
Figure 6. Start and Stop Conditions
SDA
SCL
DATA LINE STABLE;
DATA VALID
CHANGE OF DATA
ALLOWED
Figure 7. Bit Transfer
SCL
SDA BY
TRANSMITTER
CLOCK PULSE
FOR ACKNOWLEDGEMENT
START
CONDITION
SDA BY
RECEIVER
12
89
S
Figure 8. Acknowledge
0
1
1
A2
A1
A0
ACK
0
SDA
SCL
Figure 9. Slave Address



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com