MPC8548E datasheet(129/144 Pages) FREESCALE

129 / 144 page

MPC8548E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 6

Freescale Semiconductor

129

System Design Information

There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to

provide independent filter circuits per PLL power supply as illustrated in Figure 56, one to each of the

AVDD pins. By providing independent filters to each PLL the opportunity to cause noise injection from

one PLL to the other is reduced.

This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz

range. It should be built with surface mount capacitors with minimum Effective Series Inductance (ESL).

Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook

of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a

single large value capacitor.

Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize

noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AVDD

pin, which is on the periphery of the footprint, without the inductance of vias.

Figure 56 through Figure 58 shows the PLL power supply filter circuits.

Figure 56. PLL Power Supply Filter Circuit with PLAT Pins

Figure 57. PLL Power Supply Filter Circuit with CORE Pins

Figure 58. PLL Power Supply Filter Circuit with PCI/LBIU Pins

The AVDD_SRDS signal provides power for the analog portions of the SerDes PLL. To ensure stability of

the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in

following figure. For maximum effectiveness, the filter circuit is placed as closely as possible to the

AVDD_SRDS ball to ensure it filters out as much noise as possible. The ground connection should be near

the AVDD_SRDS ball. The 0.003-µF capacitor is closest to the ball, followed by the two 2.2 µF capacitors,

and finally the 1

Ω resistor to the board supply plane. The capacitors are connected from AVDD_SRDS to

the ground plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces

should be kept short, wide and direct.

VDD

AVDD_PLAT

2.2 µF

GND

Low ESL Surface Mount Capacitors

150

VDD

AVDD_CORE

2.2 µF

GND

Low ESL Surface Mount Capacitors

180

VDD

AVDD_PCI/AVDD_LBIU

2.2 µF

GND

Low ESL Surface Mount Capacitors

MPC8548E Datasheet(PDF) 129 Page - Freescale Semiconductor, Inc

MPC8548E Datasheet(HTML) 129 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL