Electronic Components Datasheet Search
  English  ▼

X  

ADE7878ACPZ Datasheet(PDF) 84 Page - Analog Devices

Part # ADE7878ACPZ
Description  Polyphase Multifunction Energy Metering IC with per Phase Active and Reactive Powers
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADE7878ACPZ Datasheet(HTML) 84 Page - Analog Devices

Back Button ADE7878ACPZ Datasheet HTML 80Page - Analog Devices ADE7878ACPZ Datasheet HTML 81Page - Analog Devices ADE7878ACPZ Datasheet HTML 82Page - Analog Devices ADE7878ACPZ Datasheet HTML 83Page - Analog Devices ADE7878ACPZ Datasheet HTML 84Page - Analog Devices ADE7878ACPZ Datasheet HTML 85Page - Analog Devices ADE7878ACPZ Datasheet HTML 86Page - Analog Devices ADE7878ACPZ Datasheet HTML 87Page - Analog Devices ADE7878ACPZ Datasheet HTML 88Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 92 page
background image
ADE7878
Rev. 0| Page 84 of 92
Table 39. CFMODE Register (Address 0xE610)
Bit
Location
Bit Name
Default Value
Description
2:0
CF1SEL[2:0]
000
000: the CF1 frequency is proportional to the sum of total active powers on each phase
identified by Bits[2:0] (TERMSEL1) in the COMPMODE[15:0] register.
001: the CF1 frequency is proportional to the sum of total reactive powers on each phase
identified by Bits[2:0] (TERMSEL1) in the COMPMODE[15:0] register.
010: the CF1 frequency is proportional to the sum of apparent powers on each phase
identified by Bits[2:0] (TERMSEL1) in the COMPMODE[15:0] register.
011: CF1 frequency is proportional to the sum of fundamental active powers on each phase
identified by Bits[2:0] (TERMSEL1) in the COMPMODE[15:0] register.
100: CF1 frequency is proportional to the sum of fundamental reactive powers on each
phase identified by Bits[2:0] (TERMSEL1) in the COMPMODE[15:0] register.
101, 110, 111: reserved. When set, the ADE7878 behaves like CF1SEL[2:0] = 000.
5:3
CF2SEL[2:0]
001
000: the CF2 frequency is proportional to the sum of total active powers on each phase
identified by Bits[5:3] (TERMSEL2) in the COMPMODE[15:0] register.
001: the CF2 frequency is proportional to the sum of total reactive powers on each phase
identified by Bits[5:3] (TERMSEL2) in the COMPMODE[15:0] register.
010: the CF2 frequency is proportional to the sum of apparent powers on each phase
identified by Bits[5:3] (TERMSEL2) in the COMPMODE[15:0] register.
011: CF2 frequency is proportional to the sum of fundamental active powers on each phase
identified by Bits[5:3] (TERMSEL2) in the COMPMODE[15:0] register.
100: CF2 frequency is proportional to the sum of fundamental reactive powers on each
phase identified by Bits[5:3] (TERMSEL2) in the COMPMODE[15:0] register.
101,110,111: reserved. When set, theADE7878 behaves like CF2SEL[2:0] = 000.
8:6
CF3SEL[2:0]
010
000: the CF3 frequency is proportional to the sum of total active powers on each phase
identified by Bits[8:6] (TERMSEL3) in the COMPMODE[15:0] register.
001: the CF3 frequency is proportional to the sum of total reactive powers on each phase
identified by Bits[8:6] (TERMSEL3) in the COMPMODE[15:0] register.
010: the CF3 frequency is proportional to the sum of apparent powers on each phase
identified by Bits[8:6] (TERMSEL3) in the COMPMODE[15:0] register.
011: CF3 frequency is proportional to the sum of fundamental active powers on each phase
identified by Bits[8:6] (TERMSEL3) in the COMPMODE[15:0] register.
100: CF3 frequency is proportional to the sum of fundamental reactive powers on each
phase identified by Bits[8:6] (TERMSEL3) in the COMPMODE[15:0] register.
101,110,111: reserved. When set, the ADE7878 behaves like CF3SEL[2:0] = 000.
9
CF1DIS
1
When this bit is set to 1, the CF1 output is disabled. The respective digital to frequency
converter remains enabled even if CF1DIS = 1.
When set to 0, the CF1 output is enabled.
10
CF2DIS
1
When this bit is set to 1, the CF2 output is disabled. The respective digital to frequency
converter remains enabled even if CF2DIS = 1.
When set to 0, the CF2 output is enabled.
11
CF3DIS
1
When this bit is set to 1, the CF3 output is disabled. The respective digital to frequency
converter remains enabled even if CF3DIS = 1.
When set to 0, the CF3 output is enabled.
12
CF1LATCH
0
When this bit is set to 1, the content of the corresponding energy registers is latched when a
CF1 pulse is generated. See Synchronizing Energy Registers with CFx Outputs section.
13
CF2LATCH
0
When this bit is set to 1, the content of the corresponding energy registers is latched when a
CF2 pulse is generated. See Synchronizing Energy Registers with CFx Outputs section.
14
CF3LATCH
0
When this bit is set to 1, the content of the corresponding energy registers is latched when a
CF3 pulse is generated. See Synchronizing Energy Registers with CFx Outputs section.
15
Reserved
0
Reserved. This bit does not manage any functionality.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com